Speedy Bus-Mastering PCI Express

Language:
English
This is a bus-mastering PCIe FPGA design for the Xilinx ML605 development board that acts as an interface between a PC host's main memory and the DDR3 SODIMM on the ML605 board. Last published: August 24, 2012.
  • Version:

    1.0

    File Name:

    SpeedyPCIExpress.msi

    Date Published:

    5/12/2016

    File Size:

    49.6 MB

      This is a bus-mastering PCIe FPGA design for the Xilinx ML605 development board that acts as an interface between a PC host's main memory and the DDR3 SODIMM on the ML605 board. An accompanying WDM driver and test application demonstrate how to access the hardware and provide speed and memory tests running at up to 1.5 gigabytes per second. The accompanying paper may be found in the proceedings of FPL 2012.
  • Supported Operating System

    Windows 10 , Windows 7, Windows 8

      • Windows 7, Windows 8, or Windows 10
      • Click Download and follow the instructions.
Site feedback
Microsoft

What category would you like to give web site feedback on?



Rate your level of satisfaction with this web page today:

Comments:

Submit