Automatic Generation of Interrupt-Aware Hardware Accelerators with the M2V Compiler

Abilash Sekar, Alessandro Forin Microsoft Research

August 2008

Technical Report MSR-TR-2008-110

Microsoft Research Microsoft Corporation One Microsoft Way Redmond, WA 98052

-	2	-
---	---	---

Automatic Generation of Interrupt-Aware Hardware Accelerators with the M2V Compiler

Abilash Sekar, Alessandro Forin Microsoft Research

Abstract

The MIPS-to-Verilog (M2V) compiler and the Basic Block Tools (BBTools) can automatically generate a hardware accelerator for selected blocks of machine code in an application. The compiler translates blocks of MIPS machine code into a hardware design captured in Verilog (an "Extension"). The BBTools patch the application binary by inserting the extension instruction that triggers the accelerator. The original code is preserved, so that execution can fall back to software when necessary.

This work extends the M2V compiler with support for memory load and store instructions, and for interrupts. We use a transactional model to handle interrupts and/or traps due to TLB misses in the Extension. We implemented and tested the interrupt support mechanism using a 64-bit division basic block, with added instructions for memory loads off the stack pointer.

We also added the feature of allowing the BBTools to automatically create the best encoding for an extension instruction. The tool now evaluates which pair of roots in the dependency graph leads to the shortest execution cycle time for the Extension. With this addition, the process of creating Extensions for the eMIPS processor can now be fully automated and applied to practical applications, where loads and stores inside the Extension are of paramount importance.

1 Introduction

Extensible processors have a simple RISC pipeline and the ability to augment the Instruction Set Architecture (ISA) with custom instructions. The ISA can be augmented statically, at tape-out, or it can be augmented dynamically when applications are loaded. Extensible processors differ from other accelerators in their tight integration with the basic data path, which leads to minimal latencies and therefore greater flexibility. Examples of dynamically extensible processors include eMIPS [6] and Stretch [13]. Tensilica's Xtensa [14] is an example of a statically extensible processor.

Extensible processors take advantage of the fact that a small amount of code takes the majority of execution time in a typical program. The code that executes most often is a candidate for hardware acceleration. The code is identified by a special instruction that will initiate the accelerator.




Figure 1: The eMIPS Tool Chain to automate the generation of hardware accelerators.

Selection of the best code to accelerate is an active area of research. The eMIPS tool-chain, shown in Figure 1, restricts the code selection problem to the set of basic blocks in the application. Using the strict definition in [1], the basic block is a directed acyclic graph (DAG). A DAG is a set of machine instructions that do not contain branches and are branched-to only for the very first instruction. The best candidate blocks are currently selected by executing the application using the Giano fullsystem simulator [21], in concert with the data obtained via static analysis of the application binary. The BBTools select the basic blocks to accelerate and patch the binary image with the special instructions for the accelerator. The M2V compiler [16] automatically generates the design for the hardware accelerator, which is then synthesized using the Xilinx tools for the ML40x boards.

The accelerator can be statically loaded when eMIPS is reset or it can be dynamically loaded when an application is loaded using partial reconfiguration of the FPGA. By dynamically loading and unloading accelerators, the area of the programmable hardware can be used more efficiently.

In previous versions of eMIPS, the accelerator blocks could be specified and given to a hardware designer to hand design the accelerator. While this can lead to an efficient implementation, manual designs do not scale well

as dynamically extensible processors are more widely used and the hardware becomes more complex. To effectively utilize dynamically extensible processors, different parts of an application can be accelerated using different Extensions, which can be loaded at appropriate times. The use of the tool chain along with M2V can expand the use of hardware acceleration and completely automate the process of generating hardware accelerators for a variety of basic blocks in an application.

The work described herein addresses three limitations in the tool chain that prevented the M2V tool chain from being usable in but a few practical cases. The first limitation was the lack of support for load and store operations, and more generally for variable-cost operations. M2V was previously only able to cope with MIPS instructions that took zero or one cycle. We added support for all the instructions that took a fixed number of cycles, accounting for the cost in the generation of the schedule. Then we added support for the instructions that have variable costs, prime and foremost loads and stores. We were able to find a way to preserve the overall structure of the compiler, while dealing with the variable costs. The dependency graph still leads to a state machine that controls the overall execution. The transitions are now defined not only by the clock, but also by the signals that indicate completion of the variable-cost operations.

The second limitation concerns the inability of the M2V compiler to generate logic for handling interrupts within an Extension. External interrupts could only happen before or after the extension instruction, never inside it. This assumption is invalid in the presence of TLB misses due to loads and stores. Furthermore, the previous tool required that an Extension never encounter errors, such as arithmetic overflows or unaligned addresses. For a real-time system, it is important to respond to interrupts in a timely and predictable manner. Even in a general-purpose OS it is unacceptable to allow a user process to ignore interrupts and lock the machine. To address the interrupt limitation, we used the concept of transactions in dealing with the write-backs to the register file and the stores to memory. The overall execution of the Extension is subdivided in sets that execute "atomically". Interruptions of any sort are accepted at the transaction boundaries. On interruption, the write-back machine cancels all write-backs from future transactions, completes the write-backs for the current one, and then relinquishes control back to the data-path in a limited amount of time. The restart-address is set to the point in the original basic block that corresponds to the current write-back state. It is therefore mandatory that extension instructions are simply inserted in the original image, and that they do not replace the original basic block.

The third limitation addresses the task of automatically choosing an instruction encoding for the new extension instruction. We observed that the selection of which registers or constants to encode in the instruction can have an effect on the overall execution time. These values are available early in the execution pipeline. It is therefore important to select those that allow the most work to proceed before stalling on a dependency. Our algorithm uses two parameters in deciding which two register numbers to encode – fan-out and depth of the root register read nodes. It selects the pair of registers with the maximum combined fan-out and depth.

The remainder of this document is structured as follows. Section 2 discusses related work. Section 3 gives an overview of the eMIPS hardware platform. Section 4 discusses the automatic encoding of the extension instruction by the BBTools. Section 5 defines the support for memory operations in the M2V compiler. Section 6 discusses the model and implementation for handling interrupts in the Extension. Section 7 explains the M2V generated hardware in more detail. Section 8 compares the synthesis reports obtained for Extensions generated with and without the transactional model enabled. Section 9 discusses the experimental results, and Section 10 concludes the report. Appendix I contains the BBW file for the example basic block. Appendix II contains synthesis reports for the Extension generated by the M2V compiler. Appendix III contains the Verilog output from M2V, with the transactional model enabled and interrupt support. Appendix IV shows an automated visualization of the dependency graphs from M2V.

2 Related Work

Work on extensible processors can be divided in several ways. One avenue of exploration is to define the underlying hardware. Chimaera [7] and GARP [8] are two examples of extensible hardware from the late 1990's. Commercial FPGA manufacturers today all provide examples of soft-cores, microprocessor designs that the customer can modify and extend for their application [15, 3, 13]. M2V uses the eMIPS processor [6] as its underlying hardware platform. eMIPS is the first design that is secure for general purpose multi-user loads, and the set of potential applications is therefore more open-ended than those found in the typical embedded system alone.

A common approach to generate code for an extensible processor is to modify an existing C compiler. Tensilica [14] automatically regenerates a full GNU compilation system given the RTL of the new instruction. Ienne et al. [4] use the SUIF compiler. M2V accepts as input binary machine code rather than source code. There are trade-offs between accelerating from source code in a

high-level language or from binaries. One of the major advantages when accelerating from binaries is that any application can be accelerated, even applications where the source code is controlled by an outside party and not available to the system developer. A disadvantage is that some of the information that has been discarded must be reconstructed, and there are limits to this reversal process.

The FREEDOM compiler [17, 18] is similar to M2V; the compiler accepts binary machine code as input and maps it to an FPGA. The Extensions generated by the M2V compiler are meant for a general-purpose environment and therefore execute in coordination with the main processor data path, whereas FREEDOM maps the entire program to the bare FPGA. M2V generates Extensions that are explicitly interrupt-aware, whereas there is no mention of handling interrupts in the FREEDOM compiler. Additionally, the Extensions generated by the M2V compiler for the eMIPS have secure access to the memory subsystem via the Memory Management Unit (MMU), which is not a requirement for the DSP-like programs handled by the FREEDOM compiler. FREEDOM is a more mature product and can handle a larger body of codes than what M2V currently does.

Another avenue of research in extensible processors is the identification of the Instruction Set Extensions (ISE) that most benefit a given program, see for instance [5] for a recent overview. Bonzini [5] advocates generating the ISE from within the compiler, Tensilica [14] from profiling data. M2V currently follows the application profiling approach; it uses the BBTools and dynamic full-system simulation with Giano to select the candidate basic blocks. The current approach can extend to handling chains of blocks e.g. in frequently executed loops that are automatically recognized via full-system simulation [19]. A possible addition to our work is to use M2V in concert with a high-level compiler. Once the ISE is identified from within the compiler, the Extension's definition could be output in the form of a BBW file.

A related area is the generation of HDL code from C, the so-called C-to-gates design flows [11, 12]. The common target is the automated generation of HDL code from sequential programs. The main difference with M2V is that the input is binary code. Using binary code supports all programming languages, included dynamically generated (jitted) code. It is the only viable option in case the high level source code is not available, e.g. for third-party code and libraries. The drawback is that makes the problem harder. The binary code has already been optimized (register allocation, loop unrolling, etc) during its compilation hence identifying parallelism is more difficult. The BBTools framework tries to account for some of these optimizations by using a canonical form of

the basic block, so that it can identify repeating basic blocks in the binary.

3 eMIPS Hardware Overview

The extensible MIPS (eMIPS) processor [6] has been developed at Microsoft Research as an example of a RISC processor integrated with programmable logic. The programmable logic has many uses, such as: extensible on-line peripherals, zero overhead online verification of software, hardware acceleration of general-purpose applications, and in-process software debugging [2]. This document is concerned with automatically generating hardware accelerators within the context of the eMIPS extensible processor.

The instruction set for the eMIPS processor is the instruction set for the R4000 MIPS processor [10]. The R4000 is an example of a classic RISC architecture. The eMIPS pipeline follows the classic RISC pipeline [9] consisting of five stages: instruction fetch (IF), instruction decode (ID), execute (EX), memory access (MA), and register write-back (WB).




Figure 2. eMIPS block diagram. The Soft Fabric can be reconfigured at run time to extend the ISA.

The eMIPS processor departs from a standard RISC processor by adding an interface to programmable logic. The programmable logic is tightly integrated with the RISC pipeline, it can synchronize with it and it can access the same resources as the RISC pipeline. Figure 2 shows a logical block diagram for the eMIPS processor. The tight coupling of the pipeline and programmable logic creates a very low latency interface between the accelerator and the RISC pipeline.

Figure 3 illustrates the pipelining of instructions through eMIPS. The decode logic in the extension logic is always an observer of the main pipeline and is trying to

decode the instruction in the instruction decode (ID) phase of the pipeline. When the instruction is not an extension instruction, the Extension fails to decode it and the instruction is executed in the main pipeline. If instead the extension logic successfully decodes the instruction, the extension becomes active and hardware acceleration takes over execution. Instructions flowing through the main RISC pipeline prior to the extension instruction complete normally. Instructions following the extension instruction are stalled until the Extension is near completion, in the EXn-1 cycle.

The RISC pipeline imposes micro-architectural constraints on the extension logic, for instance in the arbitration for access to the register file and other resources. The extension logic needs to read and write the register file and access the memory management unit (MMU). M2V automatically schedules all resource accesses in the extension logic to avoid conflicts with the primary RISC pipeline.




Figure 3: Instruction flow through the eMIPS pipeline.

The primary RISC pipeline uses two read ports on the register file when an instruction is in the ID stage, one MMU port when in the MA stage, and one write port on the register file when in the WB stage. The eMIPS register file has four ports which are multiplexed between four read ports and two write ports. The extension logic has the potential to use all of the eMIPS register file ports, but it must not conflict with the primary RISC pipeline. Thus, register writes must be delayed by the Extension until previous instructions are retired and register reads must be finished a couple of cycles before trailing instructions get to the ID stage. As a specific example, consider the case in Figure 3 when the extension instruction is in the EX1 cycle of execution, instruction m-1 is in the MA pipeline stage and so instruction m-1 has access to the MMU. Instruction m-2 is in the WB pipeline stage and it has control of the register file write ports. The extension instruction does not have control of all the resources until stage EX3 when the previous instructions have been retired.

The eMIPS processor has been implemented on Xilinx Virtex 4 FPGAs using the ML401 and ML402 evaluation boards. The partial reconfiguration capabilities

of this FPGA model allow software to load dynamically the hardware for the instruction extensions.

4 Extension Instruction Encoding

An extension instruction is an instruction that is not part of the base ISA of the eMIPS processor. It is inserted in the instruction stream for the specific purpose of triggering an Extension. If the Extension is present and active, it recognizes the instruction and takes over execution, effectively replacing the block of instructions that (would) follow. Otherwise the instruction is treated as a NOP and execution continues with the original basic block. There is a large degree of freedom in encoding an extension instruction; the only real practical restriction is that the top six bits must not match a valid opcode. It is also clearly impossible to encode all of the information contained in an arbitrarily large block of instructions into a single one. The implementation of the eMIPS decoder presents an opportunity for optimization. By default, the decoder expects "I" format instructions and fetches the corresponding rs and rt registers in advance. Consequently, the current revision of M2V generates Extensions that decode their extension instruction assuming the MIPS "I" format. The format is illustrated in Figure 4 below.

Opcode name rt, rs, immediate

opcode	rs	rt	immediate
31:26	25:21	20:16	15:0

Figure 4: The MIPS "I" format encoding.

The M2V compiler uses the block descriptions in the so-called BBW file to generate synthesizable Verilog code for the Extension hardware of the eMIPS processor. The BBW file describes a list of basic blocks; each description consists of the following main sections: machine name, extension instruction encoding, canonical register and value relationships, code size and the basic block of MIPS instructions. BBMatch.exe is a program, part of the BBTools framework, used for creating the BBW source file automatically, from a MIPS executable file. The BBW file is therefore the core interface between BBTools and M2V compiler. The current version of BBMatch creates the BBW file automatically, but leaves the encoding section empty. If we could also generate the encoding section automatically the whole process of creating Extensions could be automated, from ELF image all the way to a working Extension.


The encoding of the registers in the extension instruction plays an important part in the schedule that M2V will generate for the Extension. In the eMIPS architecture, the Extension is tightly coupled with the

standard MIPS pipeline. This gives us the advantage of having the two registers rs & rt, encoded in the extension instruction, available directly from the decode stage of the MIPS pipeline. This feature can be used to reduce the execution time of the Extension by appropriately selecting the registers to encode in the extension instruction. This is illustrated by the simple example basic block shown below in Figure 5. The cost of the "OR" and the "SLL" instructions in the basic block are 1 and 0 cycles respectively. We shall consider two cases to illustrate the importance of encoding the correct registers.


[0] ext0 rx, ry, offset [4] or r5, r1, r2 [8] sll r6, r3, r4

Figure 5: The choice of rx and ry in this basic block affects the performance of the generated Extension.

The circuit graph generated by M2V is shown in Figure 6 for two different encodings of the extension instruction. In the graphs, the clock cycle when the respective node completes is depicted next to the node.



Case (i): Extension instruction encoded with R1, R2



Case (ii): Extension instruction encoded with R1, R3

Figure 6: Circuit graphs for the block in Figure 2, using different encoding schemes.

The graphs show that though the number of states in the Extension remains the same, the number of clock cycles taken by the Extension to execute the set of instructions differs based on the encoding of the registers.

Considering the first case, registers R1 and R2 are encoded, thus making them available directly from the decode phase of the pipeline in stage 2 of the extension state machine. The "OR" instruction can be executed immediately, and will complete in cycle 1 since the Extension has all the registers available and no unmet dependencies. However, the "SLL" instruction requires both source registers to be read from the register file, which takes 4 clock cycles. This causes the SLL instruction to complete in cycle 4. A pipeline stage is inserted by the extension state machine after execution of the instructions at cycle 4. The two register write-backs are performed after the pipeline stage, in cycle 5 (R5) and cycle 6 (R6). Thus, the Extension requires 6 cycles to complete execution with this encoding.

Considering the second case, registers R1 and R3 are encoded. In this case, none of the instructions can be executed directly as both have unmet dependencies and require register reads from the register file. Assuming there are at least two read ports in the register file, the OR instruction completes after 5 cycles, 4 cycles for reading register R2 and 1 cycle for execution. Similarly, the SLL instruction completes execution in cycle 4. Again, a pipeline stage is inserted after execution of the instructions in cycle 5. The register write-backs are performed in cycle 6 (R6) and cycle 7(R5). Thus the Extension requires 7 cycles to complete execution with this encoding.

In this minimal example, a two instruction basic block shows a difference of 1 execution cycle depending on the selected encoding. The encoding scheme will have a greater impact on the execution time when there are long latency paths in the basic block. Thus, it is of prime importance to create an optimal encoding of the Extension's registers to reduce Extension latency.

4.1 Register Selection Algorithm

In the new version of "bbmatch.exe", the encoding algorithm uses two main parameters in selecting the rs & rt registers – fan-out and depth of the root register read nodes. Fan-out is the number of instructions dependent on the root register read node. Depth is a count of the register nodes and the cost of the instruction nodes till a dependency is met in the graph.

Using the circuit graphs in Figure 6, all the register read nodes, R1, R2, R3 and R4 have a fan-out of 1. For

the depth calculation, all the registers have a dependency at the instruction nodes, with the only differentiating factor being the cost of the "OR" instruction node compared to the "SLL" instruction node. This gives the depth of registers R1 & R2 as 2 and R3 & R4 as 1.

The algorithm takes the sum of the fan-out and depth of the register nodes and encodes the nodes with the maximum value. In the mentioned example, the nodes encoded by the algorithm would be R1 and R2, which is the best encoding scheme as seen from the circuit graphs in Figure 6.

Other algorithms are possible. The total number of general-purpose registers is limited even in the case of MIPS where they are abundant, and the calling convention further restricts the number of maximum potential roots in any practical dependency graph. It is therefore conceivable to perform a brute-force search of all possible selections to find the one with the optimal cycle count. The worst-case number of alternatives for a processor with N usable registers is N*(N-1)/2, or 465 for MIPS. We will try this alternative when the compiler has full code coverage.

4.2 Immediate Value Encoding

The encoded extension instruction can be used to match more than one basic block in the binary executable. The description of a block is in the form of a code pattern, parameterized by the register assignments and the constants in the immediate fields. The encoding of the instruction defines constraints on the register assignments and constants. Any block with a compatible register and constants assignment will match the pattern. For example, if two basic blocks differs only in the destination of a jump, then encoding the extension instruction with the branch offset would make the Extension work in both cases.

In the new version of BBMatch, the immediate value encoded in the Extension is determined by user options. The program simplistically allows for encoding either the first encountered load instruction offset or the branch instruction offset. By default, the program encodes the branch offset.

4.3 Implementation

We assume the reader is familiar with the internals of the M2V compiler implementation, as described in [16]. From the top level, the main functions involved in the decision making are part of the "ext_encode.cpp" file – RegEncodingCond & ValEncodingCond, which are the

functions for encoding the canonical register relationships and values, and the value relationships respectively.

The BBTools must generate the circuit graph in order to decide which registers should be encoded as rs & rt, just like M2V does. RegEncodingCond first creates the circuit graph by using the Circuit class from M2V. RegEncodingCond then calls getEncRegs, which we have added to the Circuit class to determine rs & rt. The rest of the RegEncodingCond function determines the canonical register relationships once rs & rt are determined.

The *getEncRegs* function calculates the fan-out and depth of each root register read node of the circuit graph. The root register read nodes are stored in the *regRdVec* queue data structure in M2V. *rs* & *rt* are determined based on the additive maximum of fan-out and depth.

ValEncodingCond encodes the value based on the specified user option. "mips_dissect.c" contains records for each instruction based on its disassembly with information such as the number of reads/writes required, cost of the instruction, etc. A flag indicating a branch/load instruction is added to this record to help in identifying the value to be encoded.

4.4 Tool interface changes

The Makefile provided with the BBTools is used to compile both the BBTools and M2V. The command "nmake bbmatch.exe" compiles just the BBMatch program. The usage information can be obtained by invoking a tool without arguments. The command line for bbmatch.exe is:

bbmatch [-v] [-c [-l] [-b]] PatternFile BBSFile

The "-l" or "-b" options are used along with the "-c" option for creating the BBW file from the basic block symbols (BBS) file. The new "-l" option encodes the load instruction offset while the new "-b" option encodes the branch instruction offset.

The command line for m2v.exe is:

m2v [-v] [-t] [-g] bbwFileName [VerilogFileName]

The "-v" option generates more verbose output. The new option "-t" enables the transactional model. The "-g" option creates a graphic representation of the circuit graph, in the "DOT" file format usable with the MSAGL tool for Automatic Graph Layout[20]. Appendix IV shows the visualization of the Circuit graph for the basic block in Figure 10, using the DOT file generated by M2V and rendered by the MSAGL tool.

5 Memory access support in M2V

This section describes our additions to the M2V compiler to support memory accesses. It is well known in the literature that the lack of load and store operations leads to limited speedups from hardware acceleration. The operations are not only important for performance, but in our experience they are almost always present in the most-frequently executed basic blocks of an application, precisely the blocks that M2V wants to speed up.

M2V is a three-pass compiler which automatically generates eMIPS Extensions from a BBW source file. The first pass processes the BBW file and consists of three major steps: map the encoding for the extension instruction to the basic block, analyze the MIPS instructions, and build a circuit graph. The second pass schedules the operations that are represented in the graph. The third pass emits the Verilog that will be synthesized and placed in the eMIPS FPGA.

The eMIPS architecture allows for Extensions to access memory through the MMU just like the main MIPS processor data path. The MMU is part of the Trusted ISA portion of the eMIPS processor; The MMU is the only path to memory available to general, untrusted Extensions. The Extension is tightly coupled with the main MIPS pipeline. The Extension has access to the memory interface only after a few cycles it received control. This restriction is taken care of in the scheduling pass of the M2V compiler. To ensure correct execution of the memory instructions, the Extension must obey the protocols shown below in Figure 7 and Figure 8. The M2V compiler generates this logic using the scheduling of memory instructions and the states of the extension state machine. The protocols for the memory read and write requests are shown in Figure 7 and 8 respectively.




Figure 7: Memory Read Protocol.

In both protocols, the MDATA_VLD signal serves as an indicator that the memory request is acknowledged by the controller. The signal indicates when the data is available from, or to be written to memory.




Figure 8: Memory Write Protocol.

The M2V compiler implements the above protocols in Verilog, in the form of a memory state machine. The memory state machine is then integrated into the existing extension state machine. The memory state machine is currently boilerplate (invariant) code.

5.1 Memory State Machine

The memory state machine shown in Figure 9 is a simple implementation of the memory protocols. M2V maintains an array of memory operations in a particular state that is integrated into the extension state machine. Once the Extension transitions from one state to a state with a memory operation, the memory state machine is activated.




Figure 9: Extension Memory State machine.

On the rising edge of the Pipeline CLK (PCLK), the address is latched onto MADDR signal and the Memory Output Enable (MOE) signal is raised in case of a read or the Memory Write Enable (MWE) is raised in case of a write. MDATA_VLD then falls down once the memory request is acknowledged, and the memory state machine

moves onto the next state, waiting for the MDATA_VLD to go high, indicating the availability of the data in MDATA_IN for a read or completion of the write for a write operation.

When a state involves a memory access, the main extension state machine waits on the completion of the memory state machine and transitions to the next state when all other operations (ex: register reads, register writes) for that state are completed.

5.2 Implementation

The set of memory instructions in the basic block are stored in a separate queue called *mmuInstVec* in the *Circuit* class. *mmuInstVec* is used to generate the memory address and memory data for the particular memory transaction. M2V schedules the memory operations just like other normal instructions. The register encoding algorithm described earlier takes care of the necessity to schedule loads as early as possible in the basic block. The encoding plays an important part in selecting two critical paths (of high depth). This will ensure that operations are executing in parallel to the load instruction, thereby hiding the latency of the load instruction.

Scheduling of memory operations by M2V is limited by the number of memory ports available to the Extension. In the current version, there is a single port available to the Extension, limiting the number of memory operations in a state of the Extension to one.

During the scheduling pass, when M2V encounters a memory instruction it first checks if the memory port has already been used. In the event that the port has already been used, the function returns with a RET_FAIL_RSRC error, indicating resource constraints. The register node supplying the base address is pipelined to allow access in the next state of the Extension.

If the memory port is available in the current state, the compiler proceeds to checking if the required register reads are already available. Once all the dependencies are met, the compiler marks the node with the cycle to be scheduled and updates the counter to reflect the usage of the memory port in the current state of the Extension.

M2V ensures that the ADDR_OUT/IN and DATA_OUT/IN pins are correctly MUX'd based on the instruction stream in the basic block. The M2V compiler generates a logic block to handle this requirement. If a basic block consists of more than one memory instruction, the ADDR_OUT pins must reflect the correct address for each of the instructions. As mentioned previously, only one memory operation is allowed in each state of the extension. Thus the ADDR_OUT/IN and DATA_OUT/IN

pins are determined and MUX'd based on the current state of the extension.

M2V pipelines the destination register of the memory instruction to account for the variable latency of the load instruction node.

6 Interrupt Support

We have modified the M2V compiler to generate Verilog code with the ability to handle interruptions while the processor is executing in the Extension. Interruptions can be due to three different sources, but we will use the single term "interrupt" to indicate any and all of them. Our approach handles all cases in the same manner. The first cause of interrupts is address translation misses and errors in the MMU while the Extension is trying to access memory. A second cause is actual interrupts from peripherals such as timers and I/O devices. A third cause of interrupts is the case of errors inside the Extension, such as unaligned addresses and overflows. We use a transaction model based approach to handle all interrupts in the Extension.

The basic block to be accelerated is analyzed and divided into "transactions". A transaction is a set of instructions that terminate just before a memory instruction. Even in the event the basic block has no memory operations, there is still a maximum number of cycles allowed before interrupts are permitted. The maximum number of operations in a particular transaction is currently fixed at 7. Future work might include taking into account the actual latency/cost of the instructions rather than an arbitrary fixed number.

The Extension must correctly indicate to the TISA what is the re-start address for execution, e.g. after the software interrupt handler returns. This address is termed the Virtual PC (VIRPC), as the Extension is keeping track of the PC as seen by the MIPS pipeline, even though the Extension has no concept of instruction fetch or instruction ordering mechanisms. The VIRPC address simply corresponds to the start of each transaction in the original basic block.

We illustrate the subdivision of a basic block in transactions with an example in Figure 10. Transaction 1 terminates once the load instruction ([c]) is encountered. Transaction 2 is terminated at the end of the maximum allowed 7 instructions in the transaction. The remaining instructions are part of transaction 3. The basic idea behind the transactions scheme is to preserve the original program order, while at the same time allowing for more optimistic and more parallel execution inside the Extension. The Extension will recognize an interrupt at the next transaction boundary should an interrupt occur

during the Extension's execution. Any write-backs that are due to a subsequent transaction are aborted.

[0]	sll	r1,r1,1	Tuonos etion 1
[4]	sll	r7,r1,2	Transaction 1
[8]	addu	r7,r7,r8	
[c]	lw	r7,0(r7)	
[10]	srl	r3,r2,31	
[14]	or	r1,r1,r3	
[18]	sll	r2,r2,1	Transaction 2
[1c]	srl	r3,r4,31	
[20]	or	r2,r2,r3	
[24]	sll	r4,r4,1	
[28]	srl	r3,r5,31	ı
[2c]	or	r4,r4,r3	
[30]	sltu	r3,r1,r6	Transaction 3
[34]	beq	r0,r3,4c	
[38]	sll	r5,r5,1	

Figure 10: Example basic block illustrating the concept of transactions.

The transaction model is used to perform write backs in-order, but from the abstracted viewpoint of a transaction, that is, the write backs in transaction 1 must complete prior to any write backs in transaction 2. However, the write backs inside a particular transaction can be performed out of order. This limits the parallelism generated by the circuit graph to some extent by imposing the restriction of performing certain write backs in order. We perceive this to not be a huge problem as the eMIPS TISA interface allows for two register writes every cycle, thus decreasing the possibility of bottlenecks at the register file.




Figure 11: Overhead of handling interrupts.

Figure 11 illustrates the overhead in terms of register write-backs. In the case of generating hardware without the support of interrupts only 6 write-backs are necessary to the register file. It can be clearly seen that further

optimizations can be applied to this basic transaction model. By just terminating Transaction 2 an instruction before or after would have reduced the number of writebacks by 2. This would have ensured only one extra writeback in the transactional model approach.

M2V adds transactions registers to the Extension to keep track of the current transaction being written back for a particular state of the Extension. When the Extension encounters an interrupt, the extension state machine checks to see if the current state of the Extension is an end of a transaction or not. If it is an end of a transaction, the VIRPC is updated to reflect the address of the start of the next transaction and the extension state machine is stalled in that state. The Extension then waits for the resources to be taken away by the pipeline arbiter and the Enable and Grant signal to go low. Once the enable goes low, the Extension lowers the ACK signal to signal the end of the Extension at that transaction. The program then re-starts execution from the VIRPC address on the main MIPS processor, with the registers and other structures in the correct state.

6.1 Implementation

We added a *Transactions* class to the M2V. The *Transactions* class records the write-backs in a particular transaction, and the start and end states of the write-backs for a particular transaction.

Prior to the scheduling pass, M2V determines the registers that must be written back to the Register File (RF). If the transaction model is enabled by the M2V user option, then the *Transactions* class is populated at this point with the registers that need to be written back to the RF. This information is stored in a queue data structure named *writeBacks*, as part of the *Transactions* class. The start address for each transaction, used as VIRPC, is also populated at this point.

There is no change in the scheduling of operations in the transaction model, the only difference being the writebacks to the RF. For a given state, the compiler first determines which transaction is currently being written back. The compiler then iterates through its write-back queue, regWrVec, to check if there are any pending write backs for the current transaction, issuing the write-backs in case of a match. This ensures that write-backs within a transaction are performed as soon as the values are available, potentially out-of-order. As part of this scheduling, the starting state and ending state for write-backs of a particular transaction are populated in the *Transactions* class. This is later used in the Verilog generating pass of the compiler as part of the extension state machine.

In the hardware implementation pass, we use a register array in the Extension to maintain the transaction information for a particular state of the Extension. This is generated from the start and end states of the write-backs as populated in the scheduling pass.

The extension state machine performs in the same way without interrupts. In the event of an interrupt, the state machine transitions states only till the end of the current transaction. Once the end of the transaction is identified, the extension state machine stalls and does not perform any more operations/write-backs. This ensures that the registers and memory are in the correct state to resume execution at the next transaction PC address.

7 Hardware Implementation Details

Appendix III lists the complete Verilog code that M2V generates for the basic block in Appendix I. There are four contributions to the final Verilog file: the eMIPS invariant code, the BBW dependent code, the circuit graph dependent code, and the cycle dependent code.

Lines 1-580 of the Appendix are the first lines of eMIPS invariant code in the accelerator definition. Lines 1-340 define the Extension's top-level module, lines 341-465 define the bus macros for the execution-to-write-back interface, and lines 466-580 define the bus macros for the instruction-decode-to-execution interface. Lines 1-340 are simply copied from m2v_mod_bp.v at runtime.

The Extension's top-level module defines the interface signals between the Extension and the rest of the eMIPS design. It contains multiplexor logic for the shared data busses to the register file and the program counter update logic. It also instantiates four modules that make up the core of the Extension: the instruction decode logic, the execution logic, and the two bus macro modules.

The bus macros provide connectivity between the extension logic and the primary eMIPS logic. They represent physical routing locations and are required for partial reconfiguration.

The instruction decode logic defined in lines 581-640 is BBW dependent code. This logic decodes the instruction in parallel with the primary RISC pipeline. If the opcode of the instruction matches the opcode of the Extension, the logic will assert the RI signal so that the extension logic can take control from the RISC pipeline. The fall-through address for the basic block is sent to the program counter. The fields within the instruction are decoded and sent to the execution logic. This version of M2V hardcodes the extension instruction to the MIPS "I" format. The *Circuit.emit_decode* method generates this code.

The extension execution logic is defined in lines 641-1311. The execution logic is composed of invariant code, BBW dependent code, circuit graph dependent code, and cycle dependent code.

Lines 641-722 define the interface signals between the execution logic and the rest of eMIPS. The signals are invariant for every Extension and are copied from m2v_ex_bp.v at runtime.

Lines 722-767 define the Verilog registers that are used later in the execution logic. This code is circuit graph and cycle dependent. The registers for the register node values follow a convention to create an identifiable mapping between the generated logic and the circuit graph. The format is rX_Y[_r], where X is the actual MIPS register, Y is the sequence number of the register node, "_r" indicates that the value comes directly from a register, and the absence of "_r" indicates that the value comes from combinatorial logic. Thus, r9_3 is a combinatorial value for MIPS register 9 that corresponds to the register node with sequence number 3. The Circuit.emitVarDecl method generates this code.

The last part of the above Verilog block, from 761-767 is dependent on the transactional model and are present only if the transactional model is enabled.

Lines 770-1077 define the state machines that interface with the register file, the program counter logic and the Memory Management Unit (MMU). This code is invariant and is copied from m2v_state_mc.v at runtime. These state machines are eMIPS-specific.

Lines 1113-1176 define the register file, program counter and memory port usage for each cycle in the Extension. Additionally, if the transactional model is enabled, it contains information regarding the progress of transactions with respect to the cycles in the Extension. This information is used by the state machines defined in lines 770-1077. Lines 800-900 define the memory state machine part of the Extension, as shown in Figure 9. This code is generated by the *Circuit.emitCycState* method.

Lines 1080 – 1113 define the transactional model logic and the state machine used for the transactional model. Methods *Circuit.emitTransactionStateMachine* and *Circuit.emitTransactionLogic* generate this code.

Lines 1176-1216 define the register file interface logic. Since there are limited ports on the register file, the read and write addresses are scheduled onto the register file address lines. Likewise, read data from the register file must be routed to the correct register node, and write data to the register file must come from the correct calculation. The *Circuit.emitRFLogic* method generates this code.

Lines 1220-1240 define the pipeline registers needed by the extension logic. When a calculation must be pipelined, it is latched at the end of the calculation cycle and held for the remainder of the Extension's execution. The *Circuit.emitPipeReg* method generates this code.

Lines 1240-1250 define the logic for generating the address and data out to the memory for the memory instruction in the basic block, if any. The *Circuit.emitMemLogic* method generates this code.

Lines 1250-1290 define the combinatorial logic for the instruction nodes. The *Circuit.emitInstLogic* method generates this code.

Lines 1290-1311 define the primary extension state machine. The state machine is 1-hot encoded with one state representing one cycle in the schedule so the states can be directly used as control signals. The machine is idle until an Extension is successfully decoded and it steps through each state in the Extension. The *Circuit.emitESM* method generates this code.

8 Synthesis Reports

Appendix II contains the synthesis reports for three different versions of the Extension hardware generated for the same example basic block from Appendix I.

Figure A-1 is the synthesis report for the hardware generated by M2V without the support for memory instructions and interrupt handling. This report was generated on an earlier version of eMIPS, with a different data path and a different version of the Xilinx ISE tools. It represents the state of the M2V compiler at the start of the work described herein.

Figure A-2 is the synthesis report for the design generated by the current M2V, with the support for memory instructions but without the interrupt handling capability. The addition to the design is mainly the memory state machine logic. The reports show the effects of the changes in the interfaces to the base data path that have occurred since the initial release of eMIPS. There is an approximate 1% reduction in area utilization due mainly to the simplification of the memory interface. On the other hand, the interface has grown considerably in number of signals, as indicated by the number of IOs parameter.

Figure A-3 is for the hardware generated with the support for both memory operations and interrupts. It can be seen from the statistics that there are extra registers used in the case when the transactional model is enabled. In addition, the percentage of total slices used increases from 3% to 4%.

Overall, the added complexity from interrupts causes a penalty in area utilization. This extra cost is balanced almost exactly by the improvements garnered by the new data path interfaces. A second improvement is shown in the maximum frequency of the design, grown from about 170 MHz to about 210 MHz This is also due to the interface changes.

9 Experimental Results

We tested the changes to the compiler with the example basic block shown in Figure 6. The basic block is a 64-bit division block seen in Doom with an extra memory instruction (load from the stack pointer) inserted to illustrate the working of memory access through the instruction. To test interrupt handling, we generated timer interrupts at short random intervals. The Extension was simulated using ModelSim and the test program simulation was run in Giano. The test program checked over 500 test vectors for the 64-bit division and the test passed successfully in all cases. The Extension always reported the correct Virtual PC (VIRPC) address and the transactional state machine worked as designed. There was no time left in the internship to test on the actual boards.

To test for code coverage, we ran the BBMatch and the M2V compiler on 325 executable files from the code base of the MMLite RTOS [21]. BBMatch extracted and encoded about 150,000 blocks from these files. We then ran the compiler on all the extracted blocks. The results are shown in Table 1.

Table 1: M2V code coverage test results

No. files	325	
No. blocks	146,057	Percent Total
Compiled ok	25,029	17.1%
Warnings	44,800	30.7%
Failure	76,228	52.2%

The large number of failures is actually due in large part to a small number of unsupported instructions, especially JAL, BLTZ, BGEZ, MULT, DIV, SLLV, and SRLV.

10 Conclusions

We have modified the eMIPS tool chain to remove the last remaining obstacles for a fully-automated generation of hardware accelerators. By supporting load and stores, interrupts, and the automatic encoding of extended instructions the compiler can now attack all of the single-block cases of practical applications. Code coverage is currently 50% of the blocks in more than 300 executable files, with only a few unsupported instructions responsible for most of the failures. The addition of interrupt support to the M2V compiler is especially relevant because there is now no limit to the span of an accelerator, even in a general-purpose environment. An arbitrarily long sequence of instructions can be accelerated, without concerns for security or real-time responsiveness.

Support for interrupts in the compiler causes the loss of a little amount of parallelism, because of the in-order write-backs requirement. Using a transactional model mitigates this effect. The ability to perform two write-backs to the register file in every cycle of the Extension further mitigates this effect. The overhead of transactions would be minimal in the case of large basic blocks with a large number of extension states.

In future revisions of M2V, optimization algorithms can be implemented to combine certain transactions to minimize the amount of write-backs and reduce the pressure on the register file.

Support for branches will have to be tested in the next revision of M2V. The framework used for supporting branches should be the same framework used for interrupts. A (conditional) branch can be considered as simply terminating a transaction.

References

- [1] Aho, A. V.., Lam, M. S., Sethi, R., Ullman, J. D. *Compilers: Principles, Techniques, and Tools*. Addison Wesley Publishers, Boston, MA. 2007.
- [2] Almeida, O., et al. Embedded Systems Research at DemoFest'07. Microsoft Research Technical Report MSR-TR-2007-94, July 2007.
- [3] Altera Corp. *Excalibur Embedded Processor Solutions*, 2005.
 .http://www.altera.com/products/devices/excalibur/excindex.html,
- [4] Biswas, P., Banerjee, S., Dutt, N., Ienne, P., Pozzi, L. Performance and Energy Benefits of Instruction Set Extensions in an FPGA Soft Core VLSID'06, pag. 651-656
- [5] Bonzini, P., Pozzi, L. Code Transformation Strategies for Extensible Embedded Processors CASES'06, pagg. 242-252.
- [6] Forin, A., Lynch, N., L., Pittman, R. N. *eMIPS,A Dynamically Extensible Processor*. Microsoft

- Research Technical Report MSR-TR-2006-143, October 2006.
- [7] Hauck, S. et al. *The Chimaera Reconfigurable Functional Unit*. IEEE VLSI, 2004.
- [8] Hauser, J. R., Wawrzynek, J. *Garp: A MIPS Processor with a Reconfigurable Coprocessor*. FCCM'97 pagg 12-21, April 1997.
- [9] Hennessy, J. L., Patterson, D.A. Computer Organization and Design: The Hardware/Software Interface. Morgan Kaufmann Publishers, San Francisco, CA. 1998.
- [10] Kane, G., Heinrich, J. *MIPS RISC Architecture*. Prentice Hall, Upper Saddle River, NJ. 1992.
- [11] Kastner, R., Kaplan, A., Ogrenci Memik, S. Bozorgzadeh, E. *Instruction generation for hybrid reconfigurable systems* TODAES vol. 7, no. 4, pagg. 605-632, October 2002.
- [12] Lau, D., Pritchard, O., Molson, P. Automated Generation of Hardware Accelerators with Direct Memory Access from ANSI/ISO Standard C Functions. FCCM'06, pagg. 45-54, April 2006.
- [13] Stretch, Inc. http://www.stretchinc.com 2006.
- [14] Tensilica, Inc. http://www.tensilica.com, 2006.
- [15] Xilinx Inc. Virtex 4 Family Overview. Xilinx Inc., June 2005. Available at http://direct.xilinx.com/bvdocs/publications/ds112.pdf
- [16] Meier, K., Forin, A. *MIPS-to-Verilog, Hardware Compilation for the eMIPS Processor*, MSR-TR-2007-128, Microsoft Research, WA, September 2007.
- [17] Mittal, G., Zaretsky, D.C., Xiaoyong Tang, Banerjee, P. Automatic translation of software binaries onto FPGAs Design Automation Conference, 2004. Proceedings. 41st
- [18] Mittal, G., Zaretsky, D.C., Xiaoyong Tang, Banerjee, P. *An overview of a compiler for mapping* software binaries to hardware IEEE VLSI, 2007.
- [19] Chandrasekhar, V., Forin, A. Mining Sequential Programs for Coarse-grained Parallelism using Virtualization, MSR-TR-2008-113, Microsoft Research, WA, August 2008.
- [20] Available at http://research.microsoft.com/research/msagl/
- [21] Available at http://research.microsoft.com/invisible/

Appendix I – BBW File for Example Basic Block

```
[bbname __ull_div]
MIPSBE
[encoding]
[r1=r2+1;r3=r0+11;r5=r4+1;r6=r5+1]b26.6:c011110;b21.5:r4;b16.5:r2;b0.16:v0;
[code 48]
40080100
c21f0200
25082300
40100200
c21f0400
25104300
40200400
c21f0500
25208300
2b182600
5000310
40280500
[disasm]
sll r1,r1,1
srl r3,r2,31
or r1,r1,r3
sll r2,r2,1
srl r3,r4,31
or r2,r2,r3
sll r4,r4,1
srl r3,r5,31
or r4,r4,r3
sltu r3,r1,r6
beq r0,r3,40
sll r5,r5,1
[registers 7]
0,9,8,11,4,5,6
[valuess 1]
{40,11,5}
```

Appendix II - Synthesis reports for the Generated Extension hardware

Macro Statistics

Registers : 494 Flip-Flops :494

Device utilization summary: Selected Device: 4vlx25ff668-10

Number of Slices: 448 out of 10752 Number of Slice Flip Flops: 494 out of 21504 810 out of 21504 Number of 4 input LUTs: 3%

Number of IOs: 324

Number of bonded IOBs: 0 out of 448 0%

Timing Summary: Speed Grade: -10

Minimum period: 5.886ns (Maximum Frequency: 169.894MHz)

Minimum input arrival time before clock: 5.029ns Maximum output required time after clock: 6.351ns Maximum combinational path delay: 5.494ns

Figure A-1. Synthesis report for the Verilog code generated from version 1 of M2V

Macro Statistics

Registers : 489 : 489 Flip-Flops

Device utilization summary:

Selected Device: 4vlx25ff668-10

Number of Slices: 366 out of 10752 3% 489 out of 21504 2% **Number of Slice Flip Flops:** 653 out of 21504 3% Number of 4 input LUTs:

Number of IOs: 558

Number of bonded IOBs: 0 out of 448 0%

Timing Summary:

Speed Grade: -10

Minimum period: 4.864ns (Maximum Frequency: 205.579MHz) Minimum input arrival time before clock: 4.189ns 6.486ns Maximum output required time after clock: Maximum combinational path delay: 5.811ns

Figure A-2. Synthesis report for the Verilog code generated from M2V with the memory state machine

Macro Statistics

Registers : 496 Flip-Flops : 496

Device utilization summary:

Selected Device: 4vlx25ff668-10

Number of Slices: 450 out of 10752 4% Number of Slice Flip Flops: 496 out of 21504 2% Number of 4 input LUTs: 796 out of 21504 3%

Number of IOs: 558

Number of bonded IOBs: 0 out of 448 0%

Timing Summary:

Speed Grade: -10

Minimum period: 4.739ns (Maximum Frequency: 211.006MHz)
Minimum input arrival time before clock: 4.064ns
Maximum output required time after clock: 7.037ns
Maximum combinational path delay: 6.362ns

Figure A-3. Synthesis report for the Verilog code generated from M2V with the Transactional model for interrupt support enabled

Appendix III - Verilog Output for the Example Basic Block

```
2
 4
5
6
      // auto-generated by m2v revision 1 on Fri Aug 15 15:46:50 2008
      // INFO: reading from m2v_mod_bp.v
      //
 8
      // m2v mod bp.v
 9
      // 8/15/07
10
      // Karl Meier, Neil Pittman
11
      // MIPS to Verilog (m2v) module (_mod) boilerplate (_bp)
13
14
      // Copyright (c) Microsoft Corporation. All rights reserved.
15
16
      `timescale 1ns / 1ps
17
18
      module mmlite_div64 (
                           19
      /****Ports*****
20
       /* INPUT PORTS */
                              /* System Clock 50 - 100 MHZ */
       input
                  CLK,
                             /* Enable */
       input
                   EN.
23
24
25
26
27
28
29
30
                              /* Exception Flush */
       input
                   EXCEXT,
       input
                   EXTNOP_MA,
                                /* Extension Bubble in Memory Access Phase */
                            /* Grant Pipeline Resources */
       input
                   GR,
                               /* Current Instruction */
       input [31:0] INSTR,
                              /* Current PC External */
       input [31:0] PC,
                   PCLK,
       input
                              /* Pipeline Clock */
       input [31:0] RDREG1DATA,
                                 /* Register Read Port 1 Register Data */
       input [31:0] RDREG2DATA,
                                  /* Register Read Port 2 Register Data */
31
32
33
34
35
                                  /* Register Read Port 3 Register Data */
       input [31:0] RDREG3DATA,
       input [31:0] RDREG4DATA,
                                  /* Register Read Port 4 Register Data */
                             /* Register Write Buffer Empty */
       input
                   REGEMPTY,
                             /* Register Write Buffer Full */
       input
                   REGFULL,
                   REGRDY,
       input
                                /* Register Write Buffer Ready */
36
37
                  RESET,
                             /* System Reset */
       input
       input [31:0] MDATA_IN, /* Memory Data In */
38
                        /* Multiplexed: */
39
                        /* Memory Data In */
40
                        /* Peripheral Memory Data In */
                        /* Memory Data Monitor */
41
42
                 MDATA_VLD_IN, /* Memory Data Valid */
       input
43
44
        /* OUTPUT PORTS */
45
                   ACK,
                             /* Enable Acknowledged */
       output [31:0] EXTADD,
46
                                /* Extension Address */
47
                         /* Multiplexed: */
48
                         /* Next PC */
49
                         /* Exception Address */
50
                         /* PC Memory Access Phase */
51
                                /* Conditional PC Update */
                   PCNEXT,
       output
52
       output [4:0] RDREG1,
                                 /* Register Read Port 1 Register Number */
53
54
55
56
57
                         /* Multiplexed: */
                         /* Register Read Port 1 Register Number */
                         /* Register Write Port 1 Register Number */
                         /* Write Register Memory Access Phase */
       output [4:0] RDREG2,
                                /* Register Read Port 2 Register Number */
58
59
                         /* Multiplexed: */
                         /* Register Read Port 2 Register Number */
60
                         /* Register Write Port 2 Register Number */
                         /* <0> Register Write Enable Memory Access Phase */
61
                         /* <1> Memory to Register Memory Acess Phase */
62
63
       output [4:0] RDREG3,
                               /* Register Read Port 3 Register Number */
64
                         /* Multiplexed: */
65
                         /* Register Read Port 3 Register Number */
                                /* Register Read Port 4 Register Number Internal */
       output [4:0] RDREG4,
```

1

```
67
                          /* Multiplexed: */
 68
                           /* Register Read Port 4 Register Number */
 69
                           /* <1:0> Data Address [1:0] Memory Access Phase */
 70
71
72
                              <2> Right/Left Unaligned Load/Store Memory Access Phase */
                          /* <3> Byte/Halfword Load/Store Memory Acess Phase */
                    REGWRITE1,
                                  /* Register Write Port 1 Write Enable */
        output
 73
74
75
76
77
78
79
        output
                    REGWRITE2,
                                   /* Register Write Port 2 Write Enable */
                                 /* Re-enter at Writeback */
        output
                    REWB.
        output
                    RI.
                              /* Reserved/Recognized Instruction */
                                   /* Register Write Port 1 Data Internal */
        output [31:0] WRDATA1,
                          /* Multiplexed: */
                          /* Register Write Port 1 Data */
                          /* ALU Result Memory Access Phase */
 80
        output [31:0] WRDATA2,
                                  /* Register Write Port 2 Data Internal */
 81
                          /* Multiplexed: */
 82
                          /* Register Write Port 2 Data */
 83
                          /* Memory Data Out Memory Access Phase */
 84
        output
                  BLS OUT,
                              /* Byte Load/Store */
 85
                              /* Halfword Load/Store */
        output
                  HLS_OUT,
 86
                             /* Memory Right/Left Unaligned Load/Store */
        output
                  RNL_OUT,
                                   /* Memory Address */
 87
        output [31:0] MADDR OUT,
 88
                                  /* Memory Data Out */
        output [31:0] MDATA_OUT,
 89
                         /* Multiplexed: */
 90
                         /* Memory Data Out */
 91
                         /* Peripheral Memory Data Out */
 92
        output
                  MOE OUT,
                              /* Memory Output Enable */
 93
                              /* Memory Write Enable */
        output
                  MWE_OUT
 94
        );
 95
 96
       97
 98
        wire [31:0] ALURESULT_WB; /* ALU Result to Writeback Phase */
 99
                               /* Byte/Halfword Load/Store to Writeback Phase */
                  BHLS_WB;
        wire
100
                                 /* Conditional Jump address to offset from Current PC */
        wire [31:0] CJMPADD;
101
        wire [15:0] DIMM EX;
                                 /* Data Immediate Execute Phase */
                                 /* Data Immediate Instruction Decode Phase */
102
        wire [15:0] DIMM_ID;
103
        wire [1:0] DMADD_WB;
                                 /* Least Significant Bits of Data Address to Writeback Phase */
104
        wire [31:0] DMDATAOUT_WB; /* Memory Data Out to Writeback Phase */
105
        wire
                  DNE;
                              /* Execution Done */
106
                              /* Enable Execute Phase */
        wire
                  EN EX;
107
        wire [31:0] JMPADD;
                                 /* Jump address to end of basic block */
                                /* Memory to Register to Writeback Phase */
108
                  MEMTOREG_WB;
        wire
109
        wire [31:0] PC EX;
                               /* PC Execute Phase */
110
                               /* PC to Writeback Phase */
        wire [31:0] PC_WB;
111
        wire [4:0] RD_EX;
                               /* Destination Register Execution Phase */
112
        wire [4:0] RDREG1_EX;
                                  /* Register Read Port 1 Register Number Execute Phase */
        wire [31:0] RDREG1DATA_EX; /* Register Read Port 1 Register Data Execute Phase */
113
114
        wire [4:0] RDREG2_EX;
                                  /* Register Read Port 2 Register Number Execute Phase */
115
        wire [31:0] RDREG2DATA_EX; /* Register Read Port 2 Register Data Execute Phase */
116
        wire [4:0] RDREG3 EX;
                                   /* Register Read Port 3 Register Number Execute Phase */
                                   /* Register Read Port 4 Register Number Execute Phase */
117
        wire [4:0] RDREG4_EX;
118
                 REGWRITE EX;
                               /* Register Write Execute Phase */
        wire
119
        wire
                 REGWRITE_ID;
                               /* Register Write Instruction Decode Phase */
120
                               /* Register Write to Writeback Phase */
        wire
                 REGWRITE WB;
121
                              /* Reset Execute Phase */
        wire
                 RESET_EX;
122
                                   /* Result Execution Phase */
        wire [31:0] RESULT_EX;
123
                              /* Right/Left Unaligned Load/Store to Writeback Phase */
        wire
                 RNL WB:
124
        wire [4:0] RS_EX;
                                /* Operand Register 1 Execute Phase */
125
        wire [4:0] RS_ID;
                                /* Operand Register 1 Instruction Decode Phase */
126
        wire [4:0] RT EX;
                               /* Operand Register 2 Execute Phase */
127
                                /* Operand Register 2 Instruction Decode Phase */
        wire [4:0] RT_ID;
128
        wire
                  SLL128_EX;
                                 /* Shift Left Logical 128 bits Execute Phase */
129
        wire
                  SLL128_ID;
                                 /* Shift Left Logical 128 bits Instruction Decode Phase */
130
        wire [31:0] WRDATA1_EX;
                                  /* Register Write Port 1 Data Execute Phase */
131
        wire [31:0] WRDATA2 EX;
                                  /* Register Write Port 2 Data Execute Phase */
132
                                 /* Write Register Number to Writeback Phase */
        wire [4:0] WRREG_WB;
133
        wire [4:0] WRREG1_EX;
                                  /* Register Write Port 1 Register Number Execute Phase */
```

```
134
       wire [4:0] WRREG2 EX; /* Register Write Port 2 Register Number Execute Phase */
135
       wire [31:0] VIRPC;
136
      137
138
139
       reg en reg; /* Enable */
140
       reg gr_reg; /* Grant Pipeline Resources */
141
      142
143
144
       initial
145
       begin
146
         en_reg = 1'b0;
147
         gr_reg = 1'b0;
148
       end
149
      */
150
      151
152
153
       assign EXTADD = (EXCEXT)?
                                  VIRPC:
154
                (en reg)?
                              JMPADD:
155
                              CJMPADD:
                (PCNEXT)?
156
                (REWB)?
                              PC WB:
157
                           32'hfffffff;
158
         \ ^{*} The rest cannot be zero'ed out as the extension state machine
159
          * might still have to be completed till a particular transaction ends
160
161
       assign RDREG1 = (gr_reg & REGWRITE1)?WRREG1_EX:
162
163
                  //(EXCEXT)?
                                5'b0:
                (REWB & gr_reg)? WRREG_WB:
164
165
                (gr_reg)?
                             RDREG1 EX:
166
                            5'b11111;
167
       assign RDREG2 = (gr_reg & REGWRITE2)?WRREG2_EX:
168
                  //(EXCEXT)?
                                5'b0:
169
                                {3'b0,MEMTOREG_WB,REGWRITE_WB}:
                (REWB & gr_reg)?
170
                             RDREG2_EX:
                (gr_reg)?
171
                            5'b11111;
172
       assign RDREG3 = (REWB & gr_reg)?
                                       5'b0:
173
                  //(EXCEXT)?
                                5'b0:
174
                (gr_reg)?
                              RDREG3_EX:
175
                            5'b11111;
176
177
       assign RDREG4 = (REWB & gr_reg)?
                                      {1'b0,BHLS_WB,RNL_WB,DMADD_WB}:
                 //(EXCEXT)?
                                5'b0:
178
                (gr_reg)?
                              RDREG4 EX:
179
                            5'b11111;
       assign WRDATA1 = (gr_reg & REGWRITE1)? WRDATA1_EX:
180
181
                   //(EXCEXT)?
                                   32'b0:
182
                 (REWB)?
                              ALURESULT WB:
183
                                     32'hfffffff;
       assign WRDATA2 = (gr_reg & REGWRITE2)? WRDATA2_EX:
184
185
                   //(EXCEXT)?
                               32'b0:
186
                 (REWB)?
                              DMDATAOUT_WB:
187
                                 32'hffffffff;
188
189
190
191
         ^{\prime\prime} // instantiate the instruction decode module for the extension instruction
192
         // - the instruction decode module is auto generated and appended to the
193
         //
               end of the verilog file (a.v unless redefined)
194
         //
195
196
       ext_id id (
197
        .CLK(CLK),
198
         .DIMM(DIMM ID),
199
         .EN(EN),
200
         .JMPADD(JMPADD),
```

```
201
           .INSTR(INSTR),
202
203
           .PC(PC),
           .REGWRITE(REGWRITE ID),
204
           .RESET(RESET),
205
           .RI(RI),
206
           .RS(RS ID),
207
           .RT(RT_ID),
208
           .SLL128(SLL128_ID)
209
210
211
212
213
214
       mmldiv64_toex to_ex(
           .ACK(ACK),
215
           .CLK(CLK),
216
217
           .DIMM_EX(DIMM_EX),
           .DIMM_ID(DIMM_ID),
218
           .EN EX(EN EX),
219
220
           .EN_ID(EN),
           .EXCEXT(EXCEXT),
221
222
223
224
225
           .PC EX(PC EX),
           .PC_ID(PC),
           .PCLK(PCLK),
           .RDREG1DATA_EX(RDREG1DATA_EX),
           .RDREG1DATA ID(RDREG1DATA),
226
           .RDREG2DATA_EX(RDREG2DATA_EX),
227
228
           .RDREG2DATA_ID(RDREG2DATA),
           .REGWRITE_EX(REGWRITE_EX),
.REGWRITE_ID(REGWRITE_ID),
229
230
           .RESET(RESET),
231
           .RESET_EX(RESET_EX),
232
           .RS_EX(RS_EX),
233
           .RS_ID(RS_ID),
234
           .RT_EX(RT_EX),
235
           .RT_ID(RT_ID),
236
237
           .SLL128_ID(SLL128_ID),
           .SLL128_EX(SLL128_EX)
\overline{238}
239
240
241
242
           // instantiate the execution module for the extension instruction
243
                - the execution module is auto generated and appended to the
244
           //
                  end of the verilog file (a.v unless redefined)
245
           //
246
247
         ext_ex ex(
248
           .ACK(ACK),
249
           .DIMM(DIMM_EX),
250
           .DNE(DNE),
251
252
253
254
           .CLK(CLK),
           .CJMPADD(CJMPADD),
           .EN(EN_EX),
           .EXTNOP_MA(EXTNOP_MA),
255
           .GR(GR),
256
257
           .PC(PC_EX),
           .PCLK(PCLK),
258
           .PCNEXT(PCNEXT),
259
           .RD(RD_EX),
260
           .RDREG1(RDREG1 EX),
261
262
           .RDREG1DATA(RDREG1DATA),
           .RDREG1DATA_ID(RDREG1DATA_EX),
263
           .RDREG2(RDREG2_EX),
264
           .RDREG2DATA(RDREG2DATA),
265
           .RDREG2DATA ID(RDREG2DATA EX),
266
           .RDREG3(RDREG3_EX),
267
           .RDREG3DATA(RDREG3DATA),
```

```
268
          .RDREG4(RDREG4 EX),
269
270
          .RDREG4DATA(RDREG4DATA),
          .REGEMPTY(REGEMPTY),
271
          .REGFULL(REGFULL),
272
          .REGRDY(REGRDY),
273
          .REGWRITE1(REGWRITE1),
274
275
276
          .REGWRITE2(REGWRITE2),
          .RESET(RESET_EX),
          .RESULT(RESULT_EX),
277
          .RS(RS_EX),
278
          .RT(RT_EX),
279
          .SLL128(SLL128_EX),
280
          .WRDATA1(WRDATA1_EX),
281
          .WRDATA2(WRDATA2_EX),
282
          .WRREG1(WRREG1_EX),
283
          .WRREG2(WRREG2_EX),
284
          .MDATA_IN(MDATA_IN),
285
          .MDATA VLD IN(MDATA VLD IN),
286
          .BLS_OUT(BLS_OUT),
287
          .HLS_OUT(HLS_OUT),
288
          .RNL OUT(RNL OUT),
289
290
          .MOE_OUT(MOE_OUT),
          .MWE_OUT(MWE_OUT),
291
          .MADDR_OUT(MADDR_OUT),
292
          .MDATA OUT(MDATA OUT),
293
          .EXCEXT(EXCEXT),
294
          .VIRPC(VIRPC)
295
296
297
       298
299
        mmldiv64_topipe_wb to_wb(
300
          .ACK(ACK),
301
          .ALURESULT_WB(ALURESULT_WB),
          .BHLS WB(BHLS_WB),
302
303
          .CLK(CLK),
304
          .DMADD_WB(DMADD_WB),
305
          .DMDATAOUT_WB(DMDATAOUT_WB),
306
          .DNE(DNE),
307
          .EN EX(EN EX),
308
          .EXCEXT(EXCEXT),
309
          .EXTNOP_MA(EXTNOP_MA),
310
          .PC EX(PC EX),
311
          .PC_WB(PC_WB),
312
          .PCLK(PCLK),
313
          .MEMTOREG_WB(MEMTOREG_WB),
          .RD_EX(RD_EX),
.REGWRITE_EX(REGWRITE_EX),
314
315
316
          .REGWRITE_WB(REGWRITE_WB),
317
          .RESET(RESET),
318
319
          .RESULT_EX(RESULT_EX),
          .REWB(REWB),
320
          .RNL_WB(RNL_WB),
321
322
          .WRREG WB(WRREG WB)
323
       324
325
326
        always@(posedge CLK)
327
        begin
328
          if (RESET == 1'b0)
329
          begin
330
           en_reg <= 1'b0;
331
           gr_reg <= 1'b0;
332
333
          else
334
          begin
```

```
335
          en reg <= EN;
336
          gr_reg <= GR;</pre>
337
         end
338
        end
339
340
      endmodule
341
342
343
344
      345
346
      module mmldiv64_topipe_wb(
      347
348
       /* INPUT PORTS */
349
       input ACK,
                         /* Enable Acknowledged */
                       /* System Clock 50 - 100 MHZ */
                CLK,
350
        input
                       /* Execution Done */
                DNE,
351
       input
             EN_EX, /* Enable Execute Phase */
EXCEXT, /* Exception Flush */
EXTNOP_MA, /* Extension Bubble in Memory Access Phase */
352
        input
353
        input
354
        input
355
        input [31:0] PC_EX, /* Current PC Execute Phase */
356
                          /* Pipeline Clock */
        input PCLK,
357
        input [4:0] RD_EX,
                          /* Destination Register Execution Phase */
358
                REGWRITE_EX, /* Register Write Execute Phase */
        input
359
                RESET, /* System Reset */
        input
360
        input [31:0] RESULT_EX, /* Result Execution Phase */
361
        /* OUTPUT PORTS */
        output [31:0] ALURESULT_WB, /* ALU Result to Writeback Phase */
362
       output BHLS_WB, /* Byte/Halfword Load/Store to Writeback Phase */
output [1:0] DMADD_WB, /* Least Significant Bits of Data Address to Writeback Phase */
363
364
        output [31:0] DMDATAOUT_WB, /* Memory Data Out to Writeback Phase */
365
366
        output
                  MEMTOREG_WB, /* Memory to Register to Writeback Phase */
       output [31:0] PC_WB, /* Current PC to Writeback Phase */
output REGWRITE_WB, /* Register Write to Writeback Phase */
367
368
                  REWB, /* Re-enter at Writeback */
369
        output
370
                            /* Right/Left Unaligned Load/Store to Writeback Phase */
        output
                  RNL_WB,
371
        output [4:0] WRREG_WB /* Write Register Number to Writeback Phase */
372
373
      374
375
376
377
        wire EN_WB; /* Enable to Writeback Phase */
        wire RESET WB; /* Reset to Writeback Phase */
378
      379
380
        reg [70:0] ex_wb; /* Execute -> to Writeback Pipeline Register */
reg [1:0] pclkcnt; /* Pipeline Clock edge detection */
381
382
383
        reg reset_reg; /* Reset to Writeback Phase */
384
                       /* Re-enter at Writeback */
        reg rewb reg;
385
      386
387
388
       initial
389
        begin
390
         ex_wb = 71'b0;
391
         pclkcnt = 2'b0;
392
         rewb_reg = 1'b0;
393
         reset_reg = 1'b0;
394
       end
395
      396
397
398
        assign RESET_WB = reset_reg;
399
       assign REWB = rewb_reg & EN_WB;
assign EN_WB = ex_wb[70]; //EN_EX;
400
401
        assign REGWRITE_WB = ex_wb[69]; //REGWRITE_EX;
```

```
402
        assign MEMTOREG_WB = 1'b0;
403
                        = 1'b0;
        assign RNL_WB
        assign BHLS_WB
404
                        = 1'b0;
        assign DMADD_WB = 2'b0;
assign WRREG_WB = ex_wb[68:64]; //RD_EX;
405
406
407
        assign ALURESULT_WB = ex_wb[63:32]; //RESULT_EX;
408
        assign DMDATAOUT_WB = 32'b0;
409
        assign PC_WB
                      = ex_wb[31:0]; //PC_EX;
410
       411
412
413
        always@(posedge CLK)
414
        begin
415
          /* Pipeline Clock edge detection */
416
         pclkcnt = {pclkcnt[0],PCLK}; // karl, 9/19, change to non-blocking to
417
                                         // match Neil
418
419
420
        always@(posedge CLK)
421
        begin
422
          case(pclkcnt)
423
           2'b01
                  : begin
424
                   /* Synchronize Reset to Pipeline Clock */
425
                   reset_reg <= RESET;</pre>
426
                 end
427
           default : begin
428
                 end
429
         endcase
430
        end
431
432
        always@(posedge CLK)
433
        begin
434
          /* Execute -> to Memory Access Pipeline Register */
435
          casex({pclkcnt,RESET_WB,EXTNOP_MA,rewb_reg,ACK,DNE,EXCEXT})
436
           8'bxx0xxxxx: begin
437
                    /* Reset */
438
                    rewb_reg <= 1'b0;</pre>
439
                    ex_wb <= 71'b0;
440
                   end
441
           8'b011xxxx1: begin
442
                    /* Exception in Pipeline, Flush */
443
                    rewb_reg <= 1'b0;</pre>
444
                    ex wb <= 71'b0;
445
                   end
446
           8'bxx1x0110: begin
447
                    /* Latch Data and Control after Execution Finishes */
448
                    ex_wb <= {EN_EX,REGWRITE_EX,RD_EX,RESULT_EX,PC_EX};</pre>
449
450
           8'b101100x0: begin
451
                    /* Raise REWB at next Negedge of PCLK after ACK Lowers */
452
                    rewb_reg <= 1'b1;
453
                   end
454
           8'b011x1xx0: begin
455
                    /* Lower REWB at next Posedge and reset register */
456
                    rewb_reg <= 1'b0;</pre>
457
                    ex_wb <= 71'b0;
458
                   end
459
           default : begin
460
                    /* NOP */
461
                   end
462
          endcase
463
        end
464
       endmodule
465
466
       467
```

468

```
469
      module mmldiv64 toex(
      470
471
       /* INPUT PORTS */
472
       input
                ACK,
                        /* Enable Acknowledged */
473
                        /* System Clock 50 - 100 MHZ */
       input
                CLK,
474
       input [15:0] DIMM ID, /* Data Immediate Instruction Decode Phase */
475
                input
476
                         /* Exception Flush */
       input
                EXCEXT,
477
       input [31:0] PC_ID,
                          /* Current PC Decode Phase */
478
                          /* Pipeline Clock */
       input
                PCLK,
479
       input [31:0] RDREG1DATA_ID, /* Register Read Port 1 Register Data Instruction Decode Phase */
480
       input [31:0] RDREG2DATA_ID, /* Register Read Port 2 Register Data Instruction Decode Phase */
481
       input
                REGWRITE_ID, /* Register Write Instruction Decode Phase*/
482
       input
                RESET, /* System Reset */
       input [4:0] RS_ID,  /* Operand Register 1 Instruction Decode Phase */
input [4:0] RT_ID,  /* Operand Register 2 Instruction Decode Phase */
483
484
485
                SLL128 ID,
                          /* Shift Left Logical 128 bits Instruction Decode Phase */
       input
486
       /* OUTPUT PORTS */
487
       output [15:0] DIMM_EX, /* Data Immediate Execute Phase */
                 EN_EX, /* Enable Execute Phase */
488
       output
489
       output [31:0] PC EX, /* Current PC Instruction Decode Phase */
490
       output [31:0] RDREG1DATA_EX, /* Register Read Port 1 Register Data Execute Phase */
491
       output [31:0] RDREG2DATA_EX, /* Register Read Port 2 Register Data Execute Phase */
492
                 REGWRITE_EX, /* Register Write Execute Phase*/
       output
                  RESET_EX, /* Reset Execute Phase */
493
       output
                          /* Operand Register 1 Execute Phase */
494
       output [4:0] RS_EX,
495
                          /* Operand Register 2 Execute Phase */
       output [4:0] RT_EX,
496
       output
                 SLL128_EX /* Shift Left Logical 128 bits Execute Phase */
497
       );
498
      499
500
       reg [124:0]id_ex; /* Instruction Decode -> Execute Pipeline Register */
reg [1:0] pclkcnt; /* Pipeline Clock edge detection */
501
502
503
       reg reset_reg; /* Reset Execute Phase */
504
      505
506
507
508
       initial
509
       begin
510
         id_ex = 125'b0;
511
         pclkcnt = 2'b0;
512
         reset_reg = 1'b0;
513
514
      */
515
      516
517
518
       assign RESET_EX = reset_reg;
519
       assign EN_EX = id_ex[124];
                                   //EN_ID;
520
       assign SLL128_EX = id_ex[123];
                                   //SLL128_ID;
                      EX = id_ex[122]; //REGWRITE_ID;
= id_ex[121:117]; //RS_ID;
521
       assign REGWRITE_EX = id_ex[122];
522
       assign RS EX
523
                       = id_ex[116:112]; //RT_ID;
       assign RT_EX
524
       assign DIMM_EX = id_ex[111:96]; //DIMM_ID;
525
       assign PC EX
                     = id_ex[95:64]; //PC_ID;
526
       527
528
529
      530
531
       always@(posedge CLK)
532
       begin
533
         /* Pipeline Clock edge detection */
534
         pclkcnt = {pclkcnt[0],PCLK}; // karl, 9/19, change to non-blocking to
535
                                      // match Neil
```

```
536
         end
537
538
         always@(posedge CLK)
539
         begin
540
           case(pclkcnt)
541
             2'b01
                     : begin
542
                      /* Synchronize Reset to Pipeline Clock */
543
                      reset_reg <= RESET;</pre>
544
                    end
545
             default : begin
546
                    end
547
           endcase
548
         end
549
550
551
         always@(posedge CLK)
552
           /* Instruction Decode -> Execute Pipeline Register */
553
           casex({pclkcnt,RESET EX,ACK,EXCEXT})
554
555
556
             5'bxx0xx: begin
                      /* Reset */
                     id ex <= 109'b0;
557
                    end
558
             5'b011x1: begin
559
                      /* Exception in Pipeline, Flush */
560
                     id_ex <= 109'b0;
561
562
             5'bxx110: begin
563
                     /* Hold state during Execute Phase */
564
                    end
565
             5'b01100: begin
566
                      /* Clocking the Pipeline */
567
                      id_ex <= {EN_ID,SLL128_ID,REGWRITE_ID,RS_ID,RT_ID,DIMM_ID,PC_ID,RDREG1DATA_ID,RDREG2DATA_ID};</pre>
568
                    end
569
             default : begin
570
                     /* NOP */
571
                    end
572
573
574
575
           endcase
         end
        endmodule
576
577
578
579
580
       // INFO: finished reading from m2v mod bp.v
       //
581
       // extension instruction decode
582
583
       //
584
       module ext_id(
585
           input
                          CLK,
586
           input
                          ΕN,
587
           input [31:0]
                          INSTR,
588
           input [31:0]
                          PC,
589
           input
                          RESET,
590
591
           output reg [15:0] DIMM,
592
           output reg [31:0] JMPADD,
593
                              REGWRITE,
           output reg
594
           output reg
                              RΙ,
595
           output reg [4:0]
                              RS,
596
           output reg [4:0]
                              RΤ,
597
           output reg
                              SLL128
598
599
600
           reg [31:0] jmpadd c;
601
           reg en_r;
602
           reg [5:0] op_r;
```

```
603
          reg [31:0] pc_r;
604
          reg opcode_match;
605
606
          // combinatorial logic for instruction decode
607
          always @ (*) begin
608
            jmpadd_c = pc_r + 48 + 4;
609
             opcode_match = (op_r == 30);
610
611
          // sequential logic for instruction decode
612
613
          always @ (posedge CLK) begin
614
             if (!RESET) begin
615
               DIMM
                        <= 16'h0;
616
                op_r
                        <= 6'h0;
617
               RS
                        <= 5'h0;
618
               RT
                        <= 5'h0;
619
                        <= 1'h0;
               en_r
620
                        <= 32'h0;
               pc r
621
               JMPADD
                        <= 32'h0;
622
               RI
                        <= 1'h1;
623
               SLL128
                       <= 1'h0;
624
               REGWRITE <= 1'h0;
625
            end else begin
626
               DIMM
                        <= INSTR[15:0];
627
               op_r
                        <= INSTR[31:26];
628
               RS
                        <= INSTR[25:21];
629
               RT
                        <= INSTR[20:16];
630
               en_r
                        <= EN;
631
                        <= PC;
               pc_r
632
               JMPADD
                       <= jmpadd_c;
633
               RI
                        <= ~opcode_match;
634
               SLL128 <= en_r & opcode_match;</pre>
635
               REGWRITE <= en_r & opcode_match;</pre>
636
            end
637
          end
638
       endmodule
639
640
641
       // INFO: reading from m2v_ex_bp.v
642
       //
643
       // m2v_ex_bp.v
644
       // 8/15/07
645
       // Karl Meier, Neil Pittman
646
647
       // MIPS to Verilog (m2v) execution ( ex) boilerplate ( bp)
648
       // Copyright (c) Microsoft Corporation. All rights reserved.
649
650
651
652
       module ext_ex (
       653
654
        /* INPUT PORTS */
655
        input
                 CLK,
                             /* System Clock 50 - 100 MHZ */
656
                             /* Data Immediate */
        input [15:0] DIMM,
                           /* Enable */
657
        input
                  EN,
658
        input
                  EXTNOP_MA, /* Extension Bubble in Memory Access Phase */
659
                  GR,
                           /* Grant Pipeline Resources */
        input
660
                              /* Current PC */
        input [31:0] PC,
661
                              /* Pipeline Clock */
        input
                  PCLK,
662
        input [31:0] RDREG1DATA, \ \ /* Register Read Port 1 Register Data */
663
        input [31:0] RDREG1DATA_ID, /* Register Read Port 1 Register Data Instruction Decode Phase */
        input [31:0] RDREG2DATA,    /* Register Read Port 2 Register Data */
input [31:0] RDREG2DATA_ID,    /* Register Read Port 2 Register Data Instruction Decode Phase */
664
665
        666
                                  /* Register Read Port 4 Register Data */
667
        input [31:0] RDREG4DATA,
668
                             /* Register Write Buffer Empty */
        input
                  REGEMPTY,
669
        input
                  REGFULL,
                              /* Register Write Buffer Full */
```

```
670
                   REGRDY,
                                /* Register Write Buffer Ready */
                   RESET,
                               /* System Reset */
671
         input
                               /* Operand Register 1 */
672
         input [4:0] RS,
673
         input [4:0] RT,
                                /* Operand Register 2 */
674
                                /* Shift Left Logical 128 bits */
         input SLL128,
675
         input [31:0] MDATA IN, /* Memory Data In */
676
                          /* Multiplexed: */
677
                          /* Memory Data In */
                          /* Peripheral Memory Data In */
678
679
                          /* Memory Data Monitor */
680
                   MDATA_VLD_IN, /* Memory Data Valid */
                               /* Exception Signal */
681
         input
                  EXCEXT,
682
683
         /* OUTPUT PORTS */
                      ACK,
684
         output reg
                                  /* Enable Acknowledged */
685
         output reg [31:0] CJMPADD, /* Conditional Jump address to offset from Current PC */
686
                        DNE, /* Execution Done */
         output reg
687
                                   /* Conditional PC Update */
         output reg
                        PCNEXT,
688
                                    /* Destination Register */
         output reg [4:0] RD,
                        REGWRITE1, /* Register Write Port 1 Write Enable */
689
         output reg
690
                        REGWRITE2, /* Register Write Port 2 Write Enable */
         output reg
         output reg [4:0] RDREG1,
output reg [4:0] RDREG2,
output reg [4:0] RDREG3,
                                     /* Register Read Port 1 Register Number */
691
692
                                       /* Register Read Port 2 Register Number */
693
                                       /* Register Read Port 3 Register Number */
694
         output reg [4:0] RDREG4,
                                       /* Register Read Port 4 Register Number */
695
                                       /* Result */
         output reg [31:0] RESULT,
                                       /* Register Write Port 1 Data */
696
         output reg [31:0] WRDATA1,
697
         output reg [31:0] WRDATA2,
                                        /* Register Write Port 2 Data */
698
         output reg [4:0] WRREG1, output reg [4:0] WRREG2,
                                       /* Register Write Port 1 Register Number */
699
                                       /* Register Write Port 2 Register Number */
700
         output regBLS_OUT, /* Byte Load/Store */
         output reg HLS_OUT,    /* Halfword Load/Store */
output reg RNL_OUT,    /* Memory Right/Left Unaligned Load/Store */
701
702
703
         output reg [31:0] MADDR_OUT, /* Memory Address */
         output reg [31:0] MDATA OUT, /* Memory Data Out */
704
705
                          /* Multiplexed: */
706
                          /* Memory Data Out */
707
                          /* Peripheral Memory Data Out */
         output regMOE_OUT, /* Memory Output Enable */
output regMWE_OUT, /* Memory Write Enable */
708
709
710
         output reg [31:0] VIRPC /* Virtual PC for interrupt support */
711
         );
712
713
          // tie off outputs that are not used in the automated accelerator
714
          always @ (posedge CLK) begin
715
             RD \leftarrow 0;
716
              RESULT <= 0;
717
718
719
       720
721
722
723
       // INFO: finished reading from m2v_ex_bp.v
724
725
          // parameters for extension execution block
726
          parameter MAX STATE = 8;
727
          parameter REG_READ_WAIT_STATES = 5;
728
729
          // declarations for extension state machine
730
          reg[MAX_STATE:1] state_r;
731
          reg[7:1] branch_state_r;
732
          reg[7:1] write_state_r;
733
          reg[7:1] read_state_r;
734
735
          // declarations for the extension memory state machine
736
          reg[7:1] mem_write_state_r;
```

```
737
          reg[7:1] mem_read_state_r;
738
739
          // declarations for memory data in variable
740
          reg[31:0] mdata_in;
741
742
          // declarations for register read variables
743
          reg[31:0] r9_1;
744
          reg[31:0] r8_4, r8_4_r;
745
          reg[31:0] r4_11, r4_11_r;
746
          reg[31:0] r5_18;
747
          reg[31:0] r6_23;
748
          // declarations for register temp variables
749
          reg[31:0] r9_3;
750
          reg[31:0] r11_6;
751
752
          reg[31:0] r9_8, r9_8_r;
          reg[31:0] r8_10;
753
          reg[31:0] r11_13, r11_13_r;
754
755
756
          reg[31:0] r8_15, r8_15_r;
          reg[31:0] r4_17, r4_17_r;
          reg[31:0] r11_20;
757
          reg[31:0] r4 22, r4 22 r;
758
          reg[31:0] r11_25, r11_25_r;
759
          reg[31:0] r5_29, r5_29_r;
760
          // declarations for memory address temp variables
761
762
          // declarations for transaction model support
763
          reg tran_state_done;
764
          reg [31:0] virpc_tr0, virpc_tr1, virpc_tr2;
765
          reg [7:1] tran_end_state_r;
766
          reg transaction_end_this_state;
767
768
769
       // INFO: reading from m2v_state_mc.v
770
       //
771
          // m2v_state_mc.v
772
          //
773
774
          // Karl Meier
          // 8/15/07
775
776
          //
          // invariant state machine logic for the read, write, and branch state
777
          // machines
778
779
          //
780
          reg [1:0] pclk_del_r;
781
          reg pclk_rise, pclk_fall;
782
          reg en_r, sll128_r, gr_r, regrdy_r, regfull_r, regempty_r, extnop_ma_r;
          reg clr_dne, DNE_c, ACK_c;
783
784
          reg done_state, done_state_r;
785
          reg wsm_idle, wsm_idle_r, wsm_pulse, wsm_pulse_r, wsm_wait, wsm_wait_r;
786
          reg write_this_state, wsm_done;
787
          reg rsm_idle, rsm_idle_r, rsm_latch, rsm_latch_r;
788
          reg rsm_wait, rsm_wait_r, rsm_wait2, rsm_wait2_r;
789
          reg [3:0] rsm_count, rsm_count_r;
790
          reg read_this_state, rsm_done;
791
          reg bsm_idle, bsm_idle_r, bsm_calc, bsm_calc_r;
792
          reg bsm_wait, bsm_wait_r, bsm_waitpf, bsm_waitpf_r;
793
          reg bsm_waitpr, bsm_waitpr_r;
794
          reg branch_this_state, bsm_done;
795
          reg fsm_idle, fsm_idle_r, fsm_wait2, fsm_wait2_r, fsm_wait, fsm_wait_r;
796
          reg final_state, fsm_done;
797
          reg take_branch, take_branch_r;
798
799
          reg [1:0] mdata_vld_r;
800
          reg mdata_vld_rise, mdata_vld_fall;
801
          reg mem read this state, mrs done;
802
          reg mem_write_this_state, mws_done;
803
          reg [1:0] mem_this_state, mdne, mdne_c;
```

```
804
805
         // State machine logic for MMU access instructions
806
         // memory access control for the extension
807
         always @ (*) begin
808
               mdata_vld_rise = (mdata_vld_r == 2'b01);
809
               mdata vld fall = (mdata vld r == 2'b10);
810
811
             // Place memory read/write request on rising edge of PCLK
812
             casex ({RESET, mem_this_state})
813
                  3'b0xx : begin
814
                                // Reset stage
815
                                 RNL_OUT <= 1'b0;
816
                                 BLS_OUT <= 1'b0;
                                 HLS_OUT <= 1'b0;
817
818
                                 MOE OUT <= 1'b0;
819
                                 MWE_OUT <= 1'b0;
820
821
                                 mdata in <= 32'b0;
822
                                 mem_this_state <= 2'b00;</pre>
823
                                 mdne_c <= 0;</pre>
824
825
                  3'b100 : begin
826
                              casex ({mem_read_this_state, mem_write_this_state})
827
828
                                   2'b10 : begin
                                             if (pclk_del_r == 2'b01) begin
829
                                                  /* Memory read state */
830
                                                  RNL_OUT <= 1'b0;
831
                                                 BLS_OUT <= 1'b0;
832
                                                 HLS_OUT <= 1'b0;
833
                                                 MOE_OUT <= 1'b1;
834
                                                 MWE_OUT <= 1'b0;
835
836
                                                  mem_this_state <= 2'b01; // next state for read operation</pre>
837
                                             end
838
                                           end
839
840
                                     2'b01 : begin
841
                                               if (pclk_del_r == 2'b01) begin
842
                                                    /* Memory write state */
843
                                                   RNL OUT <= 1'b0;
844
                                                   BLS_OUT <= 1'b0;
845
                                                   HLS_OUT <= 1'b0;
                                                   MOE OUT <= 1'b0;
846
847
                                                   MWE_OUT <= 1'b1;
848
849
                                                   mem_this_state <= 2'b10;</pre>
850
                                               end
851
                                             end
852
853
                                     default : begin
854
                                                       /* No memory access this state */
855
                                                       RNL_OUT <= 1'b0;
856
                                                      BLS_OUT <= 1'b0;
                                                      HLS OUT <= 1'b0;
857
858
                                                      MOE_OUT <= 1'b0;
859
                                                      MWE_OUT <= 1'b0;
860
861
                                                      mdata_in <= 32'b0;</pre>
862
                                                      mem_this_state <= 2'b00;</pre>
863
                                               end
864
                                endcase
865
                            end
866
                  3'b101 : begin
867
                                // Remove memory read request after the falling edge of MDATA_VLD_IN
868
                                if (mdata vld fall) begin
869
                              MOE_OUT <= 1'b0;
870
                           end
```

```
871
                          if(~MOE_OUT & mdata_vld_rise) begin // Look for MDATA_VLD_IN signal only after initiating
872
       the request
873
874
                                         // and after the falling edge of PCLK
                           mdata_in <= MDATA_IN; // Assign the input data to the result register</pre>
875
876
                           // Latch the memory done signal (MDATA VLD IN)
877
                                      mdne_c <= 1;</pre>
878
                        mem_this_state <= 2'b00;</pre>
879
                     end
880
                           end
881
                  3'b110 : begin
882
                                // Remove memory write request after the falling edge of MDATA_VLD_IN
883
                               if (mdata_vld_fall) begin
884
                             MWE_OUT <= 1'b0;
885
886
                          if(~MWE_OUT & mdata_vld_rise) begin // Look for MDATA_VLD_IN signal only after initiating
887
       the request
888
                                         // and after the falling edge of PCLK
889
890
                           // Latch the memory done signal (MDATA_VLD_IN)
891
                           mdne c <= 1;
892
                        mem_this_state <= 2'b00;</pre>
893
                     end
894
                           end
895
                  default : begin
896
897
             endcase
898
899
900
          // state machine logic for compiled extension
901
          always @ (*) begin
902
             pclk_rise = (pclk_del_r == 2'b01);
903
             pclk_fall = (pclk_del_r == 2'b10);
904
905
             // start the extension instruction
906
             clr_dne = state_r[1] & en_r & sll128_r;
907
908
              // state machine for read logic
909
             read_this_state = (| (state_r & read_state_r));
910
             rsm wait = read this state &
911
                         (rsm_idle_r & gr_r) |
912
                         (rsm_wait_r & (rsm_count_r != REG_READ_WAIT_STATES));
913
              rsm latch = rsm wait r & (rsm count r == REG READ WAIT STATES);
914
             rsm_wait2 = (rsm_wait2_r | rsm_latch_r) & ~done_state;
915
              rsm idle = ~rsm wait & ~rsm wait2 & ~rsm latch;
916
              rsm_count = rsm_idle_r ? 4'h0 : (rsm_count_r + 1);
917
             rsm_done = ~read_this_state
918
                         (read_this_state & (rsm_latch_r | rsm_wait2_r));
919
920
             // state machine for write logic
921
             write_this_state = (| (state_r & write_state_r));
922
             wsm_pulse = wsm_idle_r & write_this_state & gr_r & regrdy_r & ~regfull_r;
923
             wsm_wait = (wsm_pulse_r & ~done_state) |
924
                         (wsm_wait_r & ~done_state);
925
             wsm_idle = ~wsm_pulse & ~wsm_wait;
926
             wsm_done = ~write_this_state |
927
                         (write this state & (wsm pulse r | wsm wait r));
928
929
             // state machine for Memory read logic
930
             mem read this state = (| (state r & mem read state r)) & ~mdne;
931
             mrs_done = ~mem_read_this_state |
932
                              (mem_read_this_state & mdne);
933
934
             // state machine for Memory write logic
935
             mem write this state = (| (state r & mem write state r)) & ~mdne;
936
             mws_done = ~mem_write_this_state |
937
                               (mem_write_this_state & mdne);
```

```
938
 939
               // state machine for branch logic
 940
               branch_this_state = (| (state_r & branch_state_r));
 941
               bsm_calc = bsm_idle_r & branch_this_state;
 942
               bsm_waitpf = (bsm_calc_r & take_branch_r) |
 943
                            (bsm waitpf r & ~pclk fall);
 944
               bsm_waitpr = (bsm_waitpf_r & pclk_fall) |
 945
                            (bsm_waitpr_r & ~pclk_rise);
 946
               bsm_wait = (bsm_calc_r & ~take_branch_r & ~done_state) |
 947
                          (bsm_waitpr_r & pclk_rise & ~done_state) |
 948
                          (bsm_wait_r & ~done_state);
 949
               bsm_idle = ~bsm_calc & ~bsm_wait & ~bsm_waitpr & ~bsm_waitpf;
 950
               bsm_done = ~branch_this_state |
 951
                          (branch_this_state &
 952
                             ((bsm_calc_r & ~take_branch_r) |
 953
                               (bsm_waitpr_r & pclk_rise) |
 954
                               bsm wait r));
 955
 956
               // state machine to finish up the extension instruction
 957
              final state = state r[MAX STATE];
 958
               fsm wait = final state & rsm idle r |
 959
                          (fsm_wait_r & ~(gr_r & regempty_r & extnop_ma_r));
 960
               fsm_wait2 = (fsm_wait_r & gr_r & regempty_r & extnop_ma_r) |
 961
                           (fsm_wait2_r & ~en_r);
 962
               fsm idle = ~fsm_wait & ~fsm_wait2;
 963
               fsm_done = final_state & fsm_wait2_r & ~en_r;
 964
 965
               // clear DNE as the extension instruction is entered
 966
               // set DNE as the extension instruction is exited
 967
               DNE_c = (DNE | (fsm_wait_r & gr_r & regempty_r & extnop_ma_r)) & ~clr_dne;
 968
               ACK_c = (ACK \mid (\sim DNE \& \sim ACK)) \& \sim (ACK \& DNE \& pclk_rise) \& EN;
 969
               // & EN -> to bring down ACK when it loses control/resources in case of an interrupt
 970
 971
 972
           always @ (*) begin
 973
               // true when all conditions for a state have been satisfied
 974
              done_state = clr_dne |
 975
                            (~state_r[1] & bsm_done & rsm_done & wsm_done & mrs_done & mws_done & tran_state_done);
 976
           end
 977
 978
 979
           // state to determine rising and falling edges of pclk
 980
           always @ (posedge CLK) begin
 981
               pclk_del_r <= {pclk_del_r[0], PCLK};</pre>
 982
               // rise and falling edge of MDATA VLD IN
 983
              mdata_vld_r <= {mdata_vld_r[0], MDATA_VLD_IN};</pre>
 984
 985
 986
           // buffer signals that may be heavily loaded or come from a distance
 987
           // - is this needed? this is present to maintain compatibility with Neil
 988
           always @ (posedge CLK) begin
 989
               if (!RESET) begin
 990
                  en_r <= 1'h0;
                  sll128_r <= 1'h0;
 991
 992
                  gr_r <= 1'h0;
 993
                  regrdy_r <= 1'h0;</pre>
 994
                  regfull r <= 1'h0;
 995
                  regempty_r <= 1'h0;
 996
                  extnop_ma_r <= 1'h0;
 997
               end else begin
 998
                  en_r <= EN;
 999
                  sll128_r <= SLL128;
1000
                  gr_r <= GR;</pre>
1001
                  regrdy_r <= REGRDY;</pre>
1002
                  regfull r <= REGFULL;
1003
                  regempty_r <= REGEMPTY;</pre>
1004
                  extnop_ma_r <= EXTNOP_MA;
```

```
1005
               end
1006
            end
1007
1008
            // misc control for the extension
1009
            always @ (posedge CLK) begin
1010
                if (!RESET) begin
1011
                   ACK <= 1'h0;
1012
                   DNE <= 1'h1;
1013
                   done_state_r <= 1'b0;</pre>
1014
1015
                   wsm_idle_r <= 1'b1;
1016
                   wsm_pulse_r <= 1'b0;
1017
                   wsm_wait_r <= 1'b0;
1018
1019
                   rsm_idle_r <= 1'b1;</pre>
1020
                   rsm_latch_r <= 1'b0;
1021
                   rsm_wait_r <= 1'b0;
1022
                   rsm wait2 r <= 1'b0;
1023
                   rsm_count_r <= 4'b0;
1024
1025
                   bsm idle r <= 1'b1;
1026
                   bsm_calc_r <= 1'b0;
1027
                   bsm wait r <= 1'b0;
1028
                   bsm_waitpr_r <= 1'b0;</pre>
1029
                   bsm_waitpf_r <= 1'b0;
1030
                   take_branch_r <= 1'h0;</pre>
1031
1032
                   fsm_idle_r <= 1'b1;
1033
                   fsm_wait_r <= 1'b0;
1034
                   fsm_wait2_r <= 1'b0;
1035
1036
               end else begin
1037
1038
                   // clear ack
                   if (ACK & DNE & pclk_rise)
1039
1040
                      ACK <= 1'h0;
1041
                   // set ack
1042
                   else if (~DNE & ~ACK)
1043
                      ACK <= 1'h1;
1044
1045
1046
                   ACK <= ACK_c;
1047
                   DNE <= DNE c;
1048
                   done_state_r <= done_state;</pre>
1049
1050
                   wsm_idle_r <= wsm_idle;
1051
                   wsm_pulse_r <= wsm_pulse;
1052
                   wsm_wait_r <= wsm_wait;
1053
1054
                   rsm idle r <= rsm idle;</pre>
1055
                   rsm_latch_r <= rsm_latch;</pre>
1056
                   rsm_wait_r <= rsm_wait;</pre>
1057
                   rsm_wait2_r <= rsm_wait2;</pre>
1058
                   rsm_count_r <= rsm_count;</pre>
1059
1060
                   bsm_idle_r <= bsm_idle;</pre>
1061
                   bsm_calc_r <= bsm_calc;</pre>
1062
                   bsm_wait_r <= bsm_wait;</pre>
1063
                   bsm_waitpr_r <= bsm_waitpr;</pre>
1064
                   bsm waitpf r <= bsm waitpf;</pre>
1065
                   // if take_branch_r is ever used outside of the branch state machine,
1066
                   // it may need to be cleared at the end of the branch operation
1067
                   take_branch_r <= bsm_calc ? take_branch : take_branch_r;</pre>
1068
1069
                   fsm idle r <= fsm idle;</pre>
1070
                   fsm_wait_r <= fsm_wait;</pre>
1071
                   fsm_wait2_r <= fsm_wait2;</pre>
```

```
1072
               end
1073
            end
1074
1075
1076
         // INFO: finished reading from m2v_state_mc.v
1077
1078
1079
            // state machine for transaction model
1080
            always @ (*) begin
1081
               transaction_end_this_state = (| (state_r & tran_end_state_r));
1082
1083
               virpc_tr0 = PC;
1084
               virpc_tr1 = PC + 28;
1085
               virpc_tr2 = CJMPADD;
1086
1087
               VIRPC = ({32{state_r[1]}} \& virpc_tr0)
1088
                       | ({32{state_r[2]}} & virpc_tr0)
1089
                       | ({32{state_r[3]}} & virpc_tr1)
1090
                         ({32{state_r[4]}} & virpc_tr1)
1091
                       | ({32{state_r[5]}} & virpc_tr1)
1092
                       | ({32{state_r[6]}} & virpc_tr2)
1093
                       | ({32{state_r[7]}} & virpc_tr2);
1094
            end
1095
1096
            // transaction model control for the extension
1097
            always @ (posedge CLK) begin
1098
               if (!RESET) begin
1099
                  tran_state_done <= 1;</pre>
1100
               end else begin
1101
                  if (EXCEXT & EN) begin
1102
                      if (transaction_end_this_state) begin
1103
                         tran_state_done <= 0;</pre>
1104
                      end
1105
                  end else begin
1106
                      if (~EN) begin
1107
                         tran_state_done <= 1;</pre>
1108
                      end
1109
                  end
1110
               end
1111
            end
1112
1113
1114
            // registers that contain state about this cycle
1115
            always @ (posedge CLK) begin
1116
               if (~RESET) begin
1117
                  branch_state_r[1] <= 1'b0;</pre>
1118
                  write_state_r[1] <= 1'b0;</pre>
1119
                  read_state_r[1]
                                     <= 1'b1;
1120
                  mem_write_state_r[1] <= 1'b0;</pre>
1121
                  mem read state r[1]
                                         <= 1'b0;
1122
                  tran_end_state_r[1] <= 1'b1;</pre>
1123
1124
                  branch_state_r[2] <= 1'b0;</pre>
1125
                  write_state_r[2] <= 1'b0;</pre>
1126
                  read_state_r[2] <= 1'b1;</pre>
1127
                  mem_write_state_r[2] <= 1'b0;</pre>
1128
                  mem_read_state_r[2]
                                         <= 1'b0:
1129
                  tran_end_state_r[2]
                                         <= 1'b1;
1130
1131
                  branch state r[3] <= 1'b1;
1132
                  write_state_r[3] <= 1'b1;</pre>
1133
                  read_state_r[3] <= 1'b1;</pre>
1134
                  mem_write_state_r[3] <= 1'b0;</pre>
1135
                  mem_read_state_r[3]
                                          <= 1'b0;
1136
                  tran end state r[3]
1137
1138
                  branch_state_r[4] <= 1'b0;</pre>
```

```
1139
                   write_state_r[4] <= 1'b1;</pre>
1140
                   read_state_r[4] <= 1'b0;</pre>
1141
                   mem_write_state_r[4] <= 1'b0;</pre>
1142
                   mem_read_state_r[4]
                                          <= 1'b0;
1143
                                          <= 1'b0;
                   tran_end_state_r[4]
1144
1145
                   branch_state_r[5] <= 1'b0;</pre>
1146
                   write_state_r[5] <= 1'b1;</pre>
1147
                   read_state_r[5]
                                      <= 1'b0;
1148
                   mem_write_state_r[5] <= 1'b0;</pre>
1149
                   mem_read_state_r[5] <= 1'b0;</pre>
1150
                   tran_end_state_r[5] <= 1'b1;</pre>
1151
1152
                   branch_state_r[6] <= 1'b0;</pre>
1153
                   write_state_r[6] <= 1'b1;
1154
                   read_state_r[6] <= 1'b0;</pre>
1155
                   mem_write_state_r[6] <= 1'b0;</pre>
                   mem_read_state_r[6] <= 1'b0;
tran_end_state_r[6] <= 1'b0;</pre>
1156
1157
                   tran_end_state_r[6]
1158
1159
                   branch state r[7] <= 1'b0;
1160
                   write_state_r[7] <= 1'b1;</pre>
1161
                   read state r[7] <= 1'b0;
1162
                   mem_write_state_r[7] <= 1'b0;</pre>
1163
                   mem_read_state_r[7] <= 1'b0;</pre>
1164
                   tran_end_state_r[7] <= 1'b1;</pre>
1165
1166
               end else begin
1167
                   branch_state_r <= branch_state_r;</pre>
                   write_state_r <= write_state_r;
read_state_r <= read_state_r;</pre>
1168
1169
1170
                   mem_write_state_r <= mem_write_state_r;</pre>
                   mem_read_state_r <= mem_read_state_r;
tran_end_state_r <= tran_end_state_r;</pre>
1171
1172
1173
                end
1174
            end
1175
1176
1177
            // combinatorial logic to/from the register file
1178
            always @ (*) begin
1179
                // combinatorial logic for register reads
1180
                // use read ports 3 & 4 to prevent write conflicts
1181
                RDREG1 = 0;
1182
                RDREG2 = 0;
1183
                r9 1 = RDREG3DATA;
1184
                r8_4 = RDREG2DATA_ID;
1185
                r4_11 = RDREG1DATA_ID;
1186
                r5_18 = RDREG4DATA;
1187
                r6_23 = RDREG3DATA;
1188
                RDREG3 = ({5{state_r[2]}}) & (RT + 1))
1189
                         | ({5{state_r[1]}} & RT)
1190
                         | ({5{state_r[3]}} & (RS + 2));
1191
                RDREG4 = ({5{state_r[1]}} \& RS)
1192
                        | ({5{state_r[2]}} & (RS + 1));
1193
1194
                // combinatorial logic for register writes
1195
                WRREG1 = ({5{state_r[3]}}) & 11)
1196
                           ({5{state_r[4]}} & RT)
1197
                          ({5{state_r[5]}}) & (RT + 1))
1198
                          ({5{state_r[6]}} & RS)
1199
                         | ({5{state_r[7]}} & 11);
1200
               WRDATA1 = ({32{state_r[3]}} & r11_13_r)
1201
                          ({32{state_r[4]}} & r8_15_r)
1202
                           ({32{state_r[5]}} & r9_8_r)
1203
                           ({32{state r[6]}} & r4 22 r)
1204
                         | ({32{state_r[7]}} & r11_25_r);
                REGWRITE1 = wsm_pulse_r & (state_r[3]
1205
```

```
1206
                       | state_r[4]
1207
                        state_r[5]
1208
                        state_r[6]
1209
                      | state_r[7]);
1210
              WRREG2 = ({5{state_r[4]}}) & RS)
1211
                      | ({5{state_r[6]}} & (RS + 1));
1212
              WRDATA2 = ({32{state_r[4]}}) & r4_17_r)
1213
                       | ({32{state_r[6]}} & r5_29_r);
1214
              REGWRITE2 = wsm_pulse_r & (state_r[4]
1215
                      | state_r[6]);
1216
1217
1218
           // internal pipeline logic
1219
           always @ (posedge CLK) begin
1220
              if (~RESET) begin
1221
                 r8_4_r <= 32'h0;
1222
                 r4_11_r <= 32'h0;
1223
                 r9 8 r <= 32'h0;
1224
                 r11_13_r <= 32'h0;
1225
                 r8 15 r <= 32'h0;
1226
                 r4 17 r <= 32'h0;
1227
1228
                 r4_22_r <= 32'h0;
                 r11_25_r <= 32'h0;
1229
                 r5_29_r <= 32'h0;
1230
              end else begin
1231
                 r8_4_r <= state_r[1] ? r8_4 : r8_4_r;
1232
                 r4_11_r <= state_r[1] ? r4_11 : r4_11_r;
1233
                 r9_8_r <= state_r[2] ? r9_8 : r9_8_r;
1234
                 r11_13_r <= state_r[2] ? r11_13 : r11_13_r;
1235
                 r8_15_r <= state_r[2] ? r8_15 : r8_15_r;
1236
                 r4_17_r <= state_r[2] ? r4_17 : r4_17_r;
1237
                 r4_22_r <= state_r[2] ? r4_22 : r4_22_r;
1238
                 r11_25_r <= state_r[3] ? r11_25 : r11_25_r;
1239
                 r5_29_r <= state_r[2] ? r5_29 : r5_29_r;
1240
              end
1241
           end
1242
1243
1244
           // logic for the Memory address and data out
1245
           always @ (posedge CLK) begin
1246
              MADDR_OUT <= (32'h0);
1247
           MDATA_OUT <= (32'h0);
1248
1249
1250
           // combinatorial logic for the instruction nodes
1251
           always @ (*) begin
1252
              // [0x0] 0x10840 sllr9, r9, 1
1253
              r9_3 = r9_1 << 1;
1254
1255
              // [0x4] 0x21fc2 srlr11, r8, 31
1256
              r11_6 = r8_4_r >> 31;
1257
1258
              // [0x8] 0x230825or r9, r9, r11
1259
              r9_8 = r9_3 | r11_6;
1260
1261
              // [0xc] 0x21040 sllr8, r8, 1
1262
              r8_10 = r8_4_r << 1;
1263
1264
              // [0x10] 0x41fc2 srlr11, r4, 31
1265
              r11 13 = r4 11 r >> 31;
1266
1267
              // [0x14] 0x431025or r8, r8, r11
1268
              r8_{15} = r8_{10} | r11_{13};
1269
1270
              // [0x18] 0x42040 sllr4, r4, 1
1271
              r4_17 = r4_11_r << 1;
1272
```

```
1273
               // [0x1c] 0x51fc2 srlr11, r5, 31
1274
1275
               r11_20 = r5_18 >> 31;
1276
               // [0x20] 0x832025or r4, r4, r11
1277
               r4_22 = r4_17 | r11_20;
1278
1279
               // [0x24] 0x26182bsltu r11, r9, r6
1280
               r11_25 = ({1'b0, r9_8_r} < {1'b0, r6_23}) ? 1 : 0;
1281
1282
               // [0x28] 0x10030005 beqr0, r11, 20
1283
               take_branch = (32'h0 == r11_25);
1284
               CJMPADD = take\_branch ? (PC + 4 + {\{16{DIMM[15]}\}},DIMM}) : PC;
1285
               PCNEXT = state_r[3] & bsm_waitpr & take_branch;
1286
1287
               // [0x2c] 0x52840 sllr5, r5, 1
1288
               r5_{29} = r5_{18} << 1;
1289
1290
            end
1291
1292
            // primary extension state machine
1293
            always @ (posedge CLK) begin
1294
               if (~RESET) begin
1295
                  state_r <= 1;
mdne <= 0;
1296
1297
               end else begin
1298
                  mdne <= mdne_c;</pre>
1299
                  if (en_r) begin
1300
                     if (done_state) begin
1301
                        state_r <= {state_r[MAX_STATE-1:1], 1'b0};</pre>
1302
                        mdne \stackrel{-}{<}= 0;
1303
                     end
1304
                  end
1305
                  else begin
1306
                     state_r <= 1;
1307
                  end
1308
               end
1309
            end
1310
1311
        endmodule
```

Appendix IV – Circuit Graph Visualization




Figure A-4: Visualization of the Circuit graph using the DOT file generated by the M2V compiler, for the example basic block from Figure 10.