



# The intra-datacentre transceiver trinity: Power, Cost, Density


Benn Thomsen

Microsoft Research




# Will free switch scaling continue?






# What will an IPO tile with 100Gbaud SerDes look like given $m > 2$ ?



# In-package optics (IPO)




- Material

- Silicon
  - Small waveguide size and bends
  - Requires off chip source
- InP (yield)


- Modulator

- Absorption or Ring Resonator based (size)
  - Performance challenges at 100GBaud
- Fibre attach (\$\$\$\$)
    - Limited chip edge real estate

# Where coherent has an advantage



SNR: Use coherent link margin to reduce power hungry FEC



Overcoming channel impairments as baud rate increases

# 52.1T Switch with IPO

