FPGA-Accelerated Deserialization of Object Structures

Rene Mueller, Ken Eguro

Microsoft Research

September 2009

Technical Report
MSR-TR-2009-126

Microsoft Research
Microsoft Corporation
One Microsoft Way
Redmond, WA 98052
FPGA-Accelerated Deserialization of Object Structures

René Müller, Ken Eguro
Microsoft Research

ABSTRACT
Emerging large scale multicore architectures provide abundant resources for parallel computation. In practice, however, the speedup gained by parallelization is limited by the fraction of code that inherently needs to be executed sequentially (Amdahl’s Law). An important example is object serialization and deserialization. As any other I/O operation, they are inherently sequential and thus cannot immediately benefit from multicore technology. In this work, we study acceleration by offloading this sequential processing to a custom hardware circuit in an FPGA. The FPGA is placed in the data path between the network interface and the CPU.

First, we present an efficient FPGA implementation for C++ object deserialization which we compare with the traditional approach. In the second part of the paper we describe how to create FPGA circuits, i.e., VHDL/Verilog code for C++ object structures based on the object layout and the serialization procedure.

1. INTRODUCTION
As future system architectures will consist of multiple cores the problem the software community is confronted with is how to efficiently make use of these additional resources. Most research focus is devoted to parallel algorithms and cache-conscious implementations. However, obtaining high speedups by just using multicore architectures alone is difficult (Laurus 2009). In particular, the speedup that can be obtained is limited by the inherently sequential fraction of a program. This is known as Amdahl’s Law (Amdahl 1967). Its statement is the following: If by optimization (multicore, etc.) the parallel fraction \( f \) of a program experiences a speedup of \( S \) the speedup of the overall program is

\[
\text{Speedup} = \frac{1}{(1-f) + \frac{f}{S}}.
\]

Clearly, for \( S \to \infty \) the speedup is bound to \( 1/(1-f) \) by the sequential fraction \( 1-f \).

In practice, the sequential fraction of a program involves I/O operations such as disk and network access, i.e., serialization of data. In this work, one particular type of serialization and deserialization is considered; object marshalling and unmarshalling in Remote Procedure Calls (RPCs). RPCs play an important role in modern distributed and networked systems. To that extent, minimizing overhead and communication cost is crucial. Our approach uses an FPGA that is placed in the data path between the network interface and the host processors as illustrated in Figure 1. The sequential protocol processing is offloaded to an FPGA, reducing the work that needs to be executed on the CPU cores. This division of labor frees up valuable CPU time for the actual execution of the RPCs.

2. RUNNING EXAMPLE
2.1 Expression Tree
As a running example throughout the paper we consider deserializing a simple expression tree structure it is often encountered in compilers. The C++ class diagram is shown in Figure 2.

![Figure 1: FPGA in data path between network and CPU](image1)

![Figure 2: Class diagram of serialization example](image2)

The object structure can be used to represent any arithmetic integer expression. An object can be either a literal representing a constant number or an operation, i.e., addition, subtraction, etc. The virtual method \textit{evaluate} is used to compute the value of the partial expression rooted at the current object. The other methods are used for the serialization and deserialization and are explained later. The method \textit{getClassID} returns a unique type ID for each class. Note that \textit{Node} has two private members for the child expressions. It has to be emphasized that the design intentionally was chosen to increase the complexity in the resulting object layout.
The tree structure we consider as an example is created using the following C++ statements:

```cpp
Node* l5 = new Literal(5);
Node* l4 = new Literal(4);
Node* l3 = new Literal(3);
Node* mult = new Operation(Operation::eMultiplication, l5, l4);
Node* add = new Operation(Operation::eAddition, l3, mult);
```

Thus, the statement `add->evaluate()` computes the value of the expression `3+(5*4)`. The corresponding object diagram is depicted in Figure 3.

```
add : Operation
m_left : Node* = l3
m_right : Node* = mult
m_eType : OperationType = eAddition

mult : Operation
m_left : Node* = l5
m_right : Node* = l4
m_eType : OperationType = eMultiplication

l3 : Literal
m_left : Node* = NULL
m_right : Node* = NULL
m_value : int

l4 : Literal
m_left : Node* = NULL
m_right : Node* = NULL
m_value : int

l5 : Literal
m_left : Node* = NULL
m_right : Node* = NULL
m_value : int
```

**Figure 3: Object diagram of serialization example**

### 2.2 Memory Layout

Since the classes contain virtual methods each of the instances will contain a stable pointer (virtual function pointer). The memory layout of object of those classes can be obtained from the compiler using the following command line options:

<table>
<thead>
<tr>
<th>GCC</th>
<th>gcc -fdump-class-hierarchy</th>
</tr>
</thead>
<tbody>
<tr>
<td>Visual Studio 2008 C++</td>
<td>cl /direportAllClassLayout</td>
</tr>
</tbody>
</table>

In this paper we are using the Microsoft Visual Studio 2008 C++ compiler on a x86 32-bit architecture. The memory layout of `Literal` and `Operation` objects is illustrated by Figure 4.

Each object contains a pointer to the vtable corresponding to its class in the first word (offset 0) followed by the super class members and the own fields. During serialization the object structure is converted into a wire format. During deserialization the structure needs to be rebuilt including the vtable pointers. Note that the effective vtable addresses may depend on the software version and the loader.

```
procedure serialize(object o)
begin
    M  [ ]
    L  [ ]
    traverse(o, M, L)
    write #of elements |L|
forall o  L do
    write type ID of o
end do
forall o  L do
```

**Figure 4: Object Layout with vtable pointers**

### 3. OBJECT SERIALIZATION

Memory structures are converted into a serial wire format. Note that a simple depth-first traversal of the object graph may not work. Recursively traversing the graph end serializing each encountered object causes aliasing if an object is reachable by more than one object. In order to prevent this it has to be ensured that each object is serialized exactly once. In this paper a simple two pass approach is used resulting from a graph traversal in prefix order.

**Pass 1:** The object structure is traversed recursively by a Visitor (Erich Gamma 1994). The structure is traversed in prefix order in the accept method. Each object is given a unique 32 bit ID value. This value is stored in a hash table that maps the object pointer to this ID. The hash table can also used to prevent revisiting an object. If a referenced object is already in the hash table it will not be traversed again.

**Pass 2:** The object structure is traversed a second time, however, now the objects’ fields are serialized. Primitive members such as `int`, `double`, `char`, etc. are directly converted into a binary representation. Object references are replaced by the corresponding object IDs of the hash table.

Two passes are necessary because the object pointer-to-ID map needs to be created first. A prefix serialization has the advantage that the first object that is deserialized corresponds to the root object of the structure. The pseudo code of the serialization procedure is shown below:
4. FPGAs

In this section we provide a short introduction into FPGAs as far as it is relevant for the discussion of the implementation in hardware. Field-programmable Gate Arrays (FPGAs) are reconfigurable digital logic devices. The digital logic circuits they implemented can be defined in the field when the chips are already integrated into an appliance. FPGAs provide a number of logic cells and an interconnect network between them. An FPGA can implement any digital circuit by configuring the logic cells and setting up the routing network accordingly. FPGA are increasingly being used as accelerators in various areas, for example, bioinformatics (Tim Oliver 2005), high performance computing (Ling Zhuo 2005) and database processing (Abhishek Mitra 2009, René Mueller 2009).

In this work we use the Xilinx XUPV5 general purpose development board for hardware. It contains a Xilinx Virtex-5 XC5VLX110T FPGA chip and additional components such as a 256 MB DDR2 memory and 1 Gb Ethernet PHY. Table 1 lists the key characteristics of the FPGA chip.

<table>
<thead>
<tr>
<th>Class</th>
<th>Type ID</th>
</tr>
</thead>
<tbody>
<tr>
<td>Literal</td>
<td>0</td>
</tr>
<tr>
<td>Operation</td>
<td>1</td>
</tr>
</tbody>
</table>

the serialized structure then is:

<table>
<thead>
<tr>
<th>Byte Offset</th>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0x0000000005</td>
<td>Number of objects</td>
</tr>
<tr>
<td>4</td>
<td>0x000000001</td>
<td>Obj. 0 = add (Operation)</td>
</tr>
<tr>
<td>8</td>
<td>0x000000000</td>
<td>Obj. 1 = 13 (Literal)</td>
</tr>
<tr>
<td>12</td>
<td>0x000000001</td>
<td>Obj. 2 = mult (Operation)</td>
</tr>
<tr>
<td>16</td>
<td>0x000000000</td>
<td>Obj. 3 = 15 (Literal)</td>
</tr>
<tr>
<td>20</td>
<td>0x000000000</td>
<td>Obj. 4 = 14 (Literal)</td>
</tr>
<tr>
<td>24</td>
<td>0x0000000001</td>
<td>Obj. 0 = add (Operation)</td>
</tr>
<tr>
<td>28</td>
<td>0x000000002</td>
<td>m_left = 13 (Obj. 1)</td>
</tr>
<tr>
<td>32</td>
<td>0x000000003</td>
<td>m_right = mult (Obj. 2)</td>
</tr>
<tr>
<td>33</td>
<td>0x0000000003</td>
<td>m_value = 3</td>
</tr>
</tbody>
</table>

FPGAs consist of different elements arranged in a two-dimensional array (Figure 5). Primarily, digital circuits are implemented using Configurable Logic Blocks (CLBs). Discrete memory units called Block RAM (BRAM) are distributed over the chip. Each BRAM unit can store up to 36 kbit and can be used to store state next to the CLBs. Digital Signal Processing Blocks (DSP48) contain multipliers and accumulator units in discrete silicon. The use of DSP48 blocks is preferred over a custom implementation using CLBs as it saves chip area.
A Configurable Logic Block (CLB) further consists of two Slices (shown in Figure 6). The slices are connected to Switch Boxes that provide links to the interconnect fabric between the CLBs. Fast carry-logic chains connect the slices from the bottom to the top of a column. These links provide low-latency daisy chain connections of the slices, used when implementing, e.g., adders or comparators.

The actual logic circuits are determined by the configuration of a slice. Figure 7 shows a Virtex-5 slice. It consists of four Look-up Tables (LUTs) and four Flip-Flops (FF). The LUTs can implement a binary valued binary function with up to 6 inputs, i.e., any function of the form \([0,1]^6 \rightarrow [0,1]\). The flip-flops represent 1-bit storage elements. A FPGA configuration includes the function that is implemented by the LUTs as well as the multiplexing elements (shaded gray in Figure 7).

For evaluating FPGA designs different metrics are used. The most important metric is the chip utilization, i.e., the number of slices used. It has to be emphasized that the tools may not be able to use all LUTs and flip-flops in a slice. Thus, the total slice usage is

\[
\frac{\max (\text{#LUTs}, \text{#FFs})}{4} \leq \text{#slices} \leq \text{#LUTs} + \text{#FFs},
\]

i.e., the lower bound is obtained when all slices are fully utilized. The upper bound is reached when a new slice is used for each LUT and flip-flop. In a high chip utilization scenario the synthesis tool may also decide to combine LUTs and flip-flops belonging to unrelated logic into the same slice.

The second important metric is the resulting clock frequency the circuit can operate on. As clock frequency is limited by the delay of the longest signal path more complex designs, in general, result in lower clock frequencies. Note that the target clock frequency is provided as a constraint to the FPGA synthesis tool, which then tries to find a placement and chip routing that meet the timing constraints. If the timing constraint cannot be met, the computing effort of the tools, i.e., synthesis time, has to be increased or the circuit adapted accordingly, e.g., by introducing pipelining registers (Kilts 2007).

4.1 Ethernet Attachment

Currently, we are using an Ethernet attachment to access the FPGA. Request and result data are exchanged through Ethernet frames between a desktop PC (playing the role of a client issuing RPCs) and the FPGA on the XUPV5 development board (performing the deserialization of the requests).

In a complete system we would expect that the FPGA would have an additional link to a host server that actually executes the RPCs. This machine would consume the deserialized requests and, after executing the RPCs, provide raw results that are serialized by the FPGA before transmission back to the client. However, since the scope of this project must be limited due to time constraints, we eliminate this connection. Instead, the desktop machine plays the role of both client and server. When a request is sent from the client machine to the FPGA, the request is deserialized. The deserialized data is then simply sent back to the client machine.

Although really only half of a complete system, we are able to demonstrate two important points. First, deserialization on FPGAs can be implemented efficiently in hardware. Second, migrating
the tasks of dealing with the network protocol and deserializing the data to an FPGA can free considerable CPU time on a host machine.

For this project we make use and extend an existing system developed in the Embedded Systems Group at Microsoft Research Redmond. It provides a high-level of abstraction of the communication between a user-defined core on the FPGA and an application running on the host system. Figure 8 illustrates the architecture. The architecture provides a set of communication primitives and abstracts from the actual attachment. Currently, attachment through Gigabit Ethernet and PCI Express are supported. In future, additional integration approaches such as FPGA connected to HyperTransport or Frontside Busses may also be supported. In this work we focus on Ethernet attachment only.

The architecture contains a set of 32-bit parameter registers and two different I/O memories. Both, registers and memories can be read and written from the user application. Similarly, a wire-level API is provided to the user core on the FPGA. The two I/O memories hold the input and the output data respectively. The following operations are supported from the host PC side:

- Parameter Read
- Parameter Write
- Input Memory Write
- Output Memory Read

Figure 9 shows the Ethernet attachment. In this case, the FPGA is placed on a board together peripheral components. The board contains an Ethernet connector and a Gigabit PHY chip that is specific to the physical layer of 1000BASE-T Ethernet (802.3ab). The Gigabit Media Independent Interface (GMII, 802.3-2000) of the chip is directly connected to the FPGA. The Medium Access Control (Layer 2) is implemented in the EMAC hard IP-core on the FPGA. A controller has direct access to the wire data through an 8 bit wide Local Link interface operating at 125 MHz. The controller decodes the requests and performs the read/write operations to the memories and the register file. The Deserializer circuit is implemented as a soft-core and has direct access to both memories and the register file. The register file consists of 256 32-bit registers. A Control Register is used to start and stop commands to the Deserializer. The Control Register can also be read by the host application to check the state of the Deserializer. In the current implementation the size of the input and output memories is 8 kB each. In principle, the can be increased until all BRAM available on the chip is used (666 kB in total).

### Figure 8: FPGA Attachment to Host PC

### Figure 9: Ethernet Attachment of FPGA

Processing a work unit, i.e., the deserialization a blob of binary data involves the following steps:

1. The host application writes the serialized representation into the input memory of the FPGA.
2. Processing is started by setting the “go” bit in the Control Register. This operation is performed by a register write.
3. Once the processing is complete the controller will clear the “go” bit. The host application thus needs to poll the Control Register before it can issue a memory read request to read back the deserialized object structure.
4. Once the “go” bit is cleared the host application issues a memory read to receive the result data.

A request therefore requires at least four interactions. As Ethernet frames can be lost due to data corruption each request is acknowledge (including memory and register writes). The host application can detect lost packets using timeouts and resend the presumably lost frame. The four interactions result in at least 8 Ethernet frames being sent. This clearly contributes to a significant communication overhead.

In order to reduce communication overhead we added another primitive “write&go” that immediately starts processing after the last frame containing the input data was received. No acknowledge is sent. Instead, the result data is sent immediately after processing completes. This essentially pushes the data back to the host application and reduces the number of exchanged frames from eight down to two.

### 5. DESERIALIZATION

In this section we describe the serialization process. We first give an overview of Deserialization in Software that we use as a baseline to compare the hardware implementation against. Section 5.2 discusses the implications of recreating object structures outside the applications heap and what needs to be considered in heap management for external object allocation such as on the FPGA. The implementation of the hardware Deserializer is explained in Section 5.3.

#### 5.1 Deserialization in Software

Object deserialization involves two steps during which the serialized data stream read in one single pass. First the objects are instantiated. This is achieved by allocating the memory required by the type on the heap. For classes with virtual methods the
vtable pointers of the instances need to be set. The pseudo-code of object deserialization is shown below:

<table>
<thead>
<tr>
<th>Phase 1:</th>
</tr>
</thead>
<tbody>
<tr>
<td>$i \leftarrow 0$</td>
</tr>
<tr>
<td>$L \leftarrow []$</td>
</tr>
<tr>
<td>$n \leftarrow \text{readNumObjectsFromStream}()$</td>
</tr>
<tr>
<td>for all $n$ objects in stream</td>
</tr>
<tr>
<td>$i \leftarrow \text{readTypeFromStream}()$</td>
</tr>
<tr>
<td>$o \leftarrow \text{allocateObjectOfType}(i)$</td>
</tr>
<tr>
<td>setVtablePointer($o$)</td>
</tr>
<tr>
<td>$L[i] \leftarrow o$</td>
</tr>
<tr>
<td>$i \leftarrow i + 1$</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Phase 2:</th>
</tr>
</thead>
<tbody>
<tr>
<td>for all $0 \leq i \leq n$</td>
</tr>
<tr>
<td>$L[i].read(stream)$</td>
</tr>
</tbody>
</table>

In a second phase the object members are initialized. Since the vtable pointers are already setup object deserialization can be done by calling a virtual method $\text{Object::read(char *buffer, int *pos, Serializer *s)}$ defined in the base class of all objects. The actual classes implement object deserialization. The implementation for $\text{Literal class}$ is:

```cpp
void \text{Literal::read(char *buffer, int *pos, const Serializer *s)}
{
  m_value = *(int*)(buffer + *pos);
  *pos += 4; // sizeof(m_value) == 4 bytes
}
```

For object references the $\text{Serializer}$ instance is used to lookup the object pointer for a given object ID. Here the ID corresponds to the index into the list $L$ (see above). For example, for $\text{Operation}$ the $\text{read}$ method looks as follows:

```cpp
void \text{Operation::read(char *buffer, int *pos, const Serializer *s)}
{
  int left = *(int*)(buffer + *pos);
  *pos += 4; // size of object ID on stream
  int right = *(int*)(buffer + *pos);
  *pos += 4; // size of object ID on stream
  // look-up Node for IDs
  m_left = dynamic_cast<\text{Node}*>(s->getObject(left));
  m_right = dynamic_cast<\text{Node}*>(s->getObject(right));
  m_eType = (\text{OperationType})buffer[*pos];
  (*pos)++; // sizeof(m_eType) == 1 byte
}
```

5.2 Heap Management

When invoking the $\text{new}$ operator the necessary bytes for the instance are allocated on the heap during a call to $\text{malloc}$. Note that in general $\text{malloc}$ is free to place object at any memory location. In order to simplify the write-back to main memory only one single memory region should be copied. Thus, the objects have to be allocated in a contiguous area on the FPGA.

A second important aspect is that object pointers need to be setup such that they point to the appropriate memory locations after the deserialized structure is copied back from the network to the heap memory. Updating the pointers, i.e., pointer relocation after the write back would have a significant impact on performance.

We address the two problems by preallocating a contiguous memory region in virtual memory space, e.g., 8 kB that can hold all result data. In each deserialization request we also send the start address of this result buffer along. This allows the FPGA to setup the pointers correctly such that the result structure can be transferred to the preallocated buffer using $\text{memcpy}$.

It is important to point out that since these objects are allocated outside the usual C++ runtime special care needs to be taken when deleting the instances or modifying the structure, for example, by adding more instances.

To this extend the standard C++ $\text{new}$ and $\text{delete}$ operators have to be overwritten such that they reflect this custom memory management. An additional possibility is to replace the $\text{delete}$ operator by an empty implementation when assuming that the data structure is freed altogether, e.g., after an RPC completes. In our implementation we overwrite the two operators in the $\text{Object}$ base class as follows:

```cpp
void * \text{Object::operator new(unsigned int size)}
{
  return \text{preallocate_memory(size)};
}

void \text{Object::operator delete(void *buf)}
{
  // do nothing, ignore 'delete'
}
```

5.3 Deserialization in Hardware

In this section we describe the Deserializer core implemented in Verilog HDL. The Deserializer is added as a user core to the Ethernet attachment architecture. Figure 10 depicts the structure of the Deserializer core.
Figure 10: Structure of Deserializer Core

5.3.1 Parameter Registers
As described in Section 5.1 when allocating objects the vtable pointers need to be set. The values of these pointers depend on the actual relocation of the table by the link-loader in the host application. Hence, the pointer values are not known at compile time. We therefore have to set them after the host application was loaded. For this purpose we use part of the Parameter Register of the Ethernet attachment architecture (Figure 9). The first 253 register hold the vtable pointers of the up to 253 class types that can be handled by the current hardware implementation. These registers are written by the host application during a one-time configuration phase. The last three registers are used as Control Register, Error Register, and Cycle Counter Register. The Control Register is used to start processing and configure the hardware Deserializer. The Error Register contains an error code after deserialization, e.g., if the serialized representation contains an invalid object reference. The host application can read this register and identify the cause of the failure. The Cycle Counter Register is used to measure the number of 125 MHz clock cycles spent for the deserialization operation. It is used to obtain the raw FPGA processing times for the evaluation in Section 6.

5.3.2 Deserialization
The deserialization in hardware involves the following steps.

1. Host application sets the vtable pointer for each class type in the corresponding Parameter Register.
2. Host application sends the input data through a memory write operation to the input memory of the Ethernet attachment architecture. When the last byte is written deserialization is started implicitly.
3. During deserialization the object are first allocated in the Output BRAM. Then the members are initialized. During deserialization input memory is read in a single pass.
4. The content of the output memory is sent to the host application, which then performs a memcpy from network buffer into the preallocated heap buffer.

For the following discussion assume that $2^{M}$ types can be processed by a given hardware deserializer. Thus, for the expression tree example consisting of a Literal and Operation type ($M=1$). Let $2^{N}$ be the number of objects that can be processed by the Deserializer. In the current implementation $N=8$, i.e., structures consisting of at most 256 objects can be processed.

Figure 10 shows additional registers that serve as a temporary storage area during deserialization: objPtr, objType, currHeapPtr, currObject, lastObject, outMemAddr. The registers objPtr and objType are organized as arrays. objPtr[id] stores the start address of the object referenced by index id. objType[id] stores the type of object id. The size of the object pointer array is $2^{N} \times 32$ bits, the object type array $2^{N} \times M$. The 32 bit register currHeapPtr is used to store the current heap pointer address during allocation. The $M$-bit registers currObject and lastObject store the object indices.

Object deserialization is controlled by a Finite State Machine. The function of the state machine can be expressed as follows in pseudocode:

```plaintext
currHeapPtr ← readNext32Bits()
lastObject ← readNext32Bits()
currObject ← 0

Allocate objects:
while currObject ≤ lastObject do
    type ← readNext32Bits()
    objPtr[currObject] ← currHeapPtr
    objType[currObject] ← type
    currObject ← currObject + 1
    currHeapPtr ← currHeapPtr + typeSizes[type]
done

Set objects members:
currObject ← 0
outMemAddr ← 0
while currObject ≤ lastObject do
    switch(objType[currObject])
        case 0: // type = Literal
            outMem[outMemAddr] ← vtable[0]
            outMem[outMemAddr+4] ← 0 // m_left = NULL
            outMem[outMemAddr+8] ← 0 // m_right = NULL
            outMem[outMemAddr+12] ← readNext32Bits() // m_value
            outMemAddr ← outMemAddr + 16
        case 1: // type = Operation
            outMem[outMemAddr] ← vtable[1]
            outMem[outMemAddr+4] ← objPtr[readNext32Bits()] // m_left
            outMem[outMemAddr+8] ← objPtr[readNext32Bits()] // m_right
            outMem[outMemAddr+12] ← readNext8Bits() // m_eType
            outMemAddr ← outMemAddr + 16
    done
```

The gray shaded regions are type specific, i.e., depend on the types of the object structures that can be processed by the Deserializer. In this paper we show the actual implementation for the expression tree example. The read-only lookup table typeSizes[type] stores the size of each object. Being read-only this table does not have to be implemented using Flip-flops, instead the FPGA synthesis tool can directly merge the static content of this table with the combinatorial logic of the state machine.

5.3.3 vtable Pointers
As shown in Figure 9 the Ethernet attachment also provides a register file consisting of 256 32-bit registers. The register file is implemented using a dual ported BRAM with $2^{11} \times 32$ bit addressing on both ports. Port “A” is used by the Controller while port “B” is connected to the Deserializer. Implementing the register file using BRAM has the advantage that it is efficient in terms of chip area. The entire register file can be implemented using one single 36 kbit BRAM block. In contrast, implementing the register file using flip-flops requires 256x32=8192 flip-flops, i.e., in best
case 2048 FPGA slices. This corresponds to 11.8% of the chip space on our FPGA chip.

On the flip-side, accesses to BRAM have higher latency compared to flip-flop registers. Figure 11 shows the timing diagram for a two BRAM read operations. Assuming that the user logic decides to read memory location \( n \) at clock cycle \( k \), it will set the address line in cycle \( k \). The BRAM will not start reading the memory until the next rising edge of clock cycle \( k+1 \). Reading the memory cell itself has latency an additional cycle. Thus, the data mem\([n]\) will not be available earlier than at the beginning cycle \( k+2 \). Hence, a single read has a latency of one cycle. Reading a flip-flop register has a latency <1 clock cycle.

In our implementation we chose to not to use Flip-flops for all 256 Parameter Registers. Instead, we only use Flip-flop registers for the 2\(^M\) vtable registers. We introduce an initialization stage where the content of the 2\(^M\) Parameter Register containing vtable pointers are copied to the 2\(^M\) fast Flip-flop register. Therefore, we can avoid the access latency of BRAM during deserialization while still keeping the chip utilization as low as possible. We provide a resource analysis in Section 5.3.6.

For the access pattern Byte, 4 Bytes, 2 Bytes the output is as follows (the table shows the state at the beginning of a clock cycle):

<table>
<thead>
<tr>
<th>Clock</th>
<th>wordSelect</th>
<th>read</th>
<th>data</th>
</tr>
</thead>
<tbody>
<tr>
<td>(k)</td>
<td>1</td>
<td></td>
<td>0xa3a2a1a0</td>
</tr>
<tr>
<td>(k+1)</td>
<td>4 Bytes</td>
<td>1</td>
<td>0xb0a3a2a1</td>
</tr>
<tr>
<td>(k+2)</td>
<td>2 Bytes</td>
<td>1</td>
<td>0xc0b3b2b1</td>
</tr>
<tr>
<td>(k+3)</td>
<td>0</td>
<td></td>
<td>0xc2c1c0b3</td>
</tr>
</tbody>
</table>

As indicated earlier when accessing BRAM the inherent latency of the unit has to be considered. Figure 11 illustrates the latencies involved in streaming access pattern for two memory locations \( n \) and \( n+1 \). Assume that at clock cycle \( k \) the Stream Reader decides to read more data and thus asserts the new address on \( \text{memAddr} \). Thus, the data for address \( n \) will be available at cycle \( k+2 \). However, the reads can be pipelined, thereby hiding the access latency such that the data for \( n+1 \) is already available at \( k+3 \). This has an important effect on the consumer, when the pipeline is full a 32-bit value can be consumed every clock cycle. However, when the pipeline is empty no data is available at clock cycle \( k+1 \).

5.3.5 Stream Reader

In the second phase of the deserialization, i.e., the initialization of the object members the element size of the data read from the input buffer can vary. For example, in the tree example introduced earlier the value for \( \text{Literal::m\_value} \) is a 32-bit integer whereas the operation type \( \text{Operation::m\_eType} \) is stored as an 8-bit value in the serialized stream. However, the memory interface uses 32-bit addressing.

The Stream Reader (Figure 12) is a soft-IP core that provides variable length access to the input memory. In particular, the Stream Reader implements unaligned memory access. The user core (left side pins of Stream Reader in Figure 12), in this case, the state machine of the Deserializer, has a 32-bit data bus. The user core can consume a variable amount of data: 1, 2, or 4 bytes. The signals applied to the \text{wordSelect} lines determine the size of the data consumed and the amount to advance the stream for the next read. Data is consumed by asserting \text{read}. This signal is read at the beginning of each clock cycle. If it set, the 32-bit window is moved by the amount specified by the \text{wordSelect} signal. After each clock cycle the output lines \text{data} contain the content of the current 32-bit window on the stream.

Consider the following content of the input memory.

<table>
<thead>
<tr>
<th>Address (11 bit)</th>
<th>Data (32 bit)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x0000</td>
<td>0xa3a2a1a0</td>
</tr>
<tr>
<td>0x0001</td>
<td>0xb0a3a2a1</td>
</tr>
<tr>
<td>0x0002</td>
<td>0xc2c1c0b3</td>
</tr>
</tbody>
</table>

\text{Data} \text{consumed} \text{data} \text{advanced} \text{for} \text{next} \text{cycle} \text{access} \text{pattern} \text{Byte, 4 Bytes, 2 Bytes}
One solution to prevent the user core from reading invalid data is to use a pushback mechanism. That is, to tell the consumer that the data lines contain no valid data at clock cycle \( k+1 \). This approach not only negatively effects performance as no work can be done in that cycle, but it also adds more complexity to the logic of the user component. In this paper we chose a different approach. We added a 96-bit buffer to the stream reader. The buffer is implemented using fast.flip-flop registers. It can be easily shown that 96 bits or equivalently three 32-bit words (=12 bytes) is the minimum size required to bridge the latency from starting filling up the pipeline until the first data item can be retrieved from the BRAM. Since both the output data port of the Stream Reader and the memory have the same size, a sustained read rate of 32 bits per clock cycle (=500 MB/s) can be easily achieved. The buffer is filled as soon as the reset signal is cleared. The empty signal indicates the user component that the data line is not ready. Although this can be considered a pushback too, empty is only low after a reset until the buffer is full. Once empty is low the data lines stay valid until the next reset. The user component thus can use the empty signal together with the reset signal as a “ready after reset” condition. After that the empty signal can be ignored.

5.3.6 Resource Usage

The resource usage of the Deserializer circuit can be expressed in terms of LUT and Flip-flop usage. The overall chip utilization is expressed in the number of used slices which consists of both LUTs and Flip-flops. As described in Section 4 the FPGA synthesis tool performs heavy optimization which makes the number of used LUTs difficult to predict. Furthermore it can decide to combine unrelated circuits into the same slice. Thus, we provide numbers for the overall chip usage of the entire FPGA circuit, i.e., the Deserializer as well as Ethernet attachment (Controller, etc.).

Flip-flops representing basic bit storage elements, however, are easier to predict. Assuming that the Deserializer is able to process \( 2^M \) types and structures consisting of at most \( 2^N \) objects the number of Flip-flops used for each register is:

\[
\text{#size-dependent flip-flops} = 2^N \cdot 32 + 2^N \cdot M + 2^M \cdot 32 + 2M
\]

This analysis only includes the Flip-flops that depend on the problem size, i.e., the parameters \( M \) and \( N \). For \( M=1 \) and \( N=8 \), 8514 Flip-flops are necessary. This corresponds to 12.3% of the chip resources. Flip-flops that are independent of these parameters, such as \( \text{currHeapPtr} \) and \( \text{outMemAddr} \) are accounted for in the overall utilization.

Table 2 shows the overall chip utilization of the complete FPGA design (Deserializer and Ethernet attachment) on our XC5VLX110T chip. This data is reported at the end of the design flow process by the Xilinx ISE 10.1.03 synthesis tool. Both the Flip-flop and the LUT utilization are comparatively low. The fact that the slice utilization is almost the sum of the register and LUT utilizations indicates that there is not much overlap between logic and registers. Nevertheless, the overall chip utilization is <25%. For that matter, the resource utilization could be further reduced by migrating the \( \text{objPtr} \) and \( \text{objType} \) storage areas into BRAM and eliminating the redundant \( \text{vtable} \) pointer registers. These optimizations were not considered in this investigation merely to simplify implementation.

As an estimate of the actual resource consumption of the Deserializer itself we also list the results from the Map Report. The Map stage of the FPGA design flow maps high-level primitives to device-primitives. This phase occurs before Place & Route and hence, the utilization numbers are not yet final. Nevertheless, they represent the last stage in the work flow where the design hierarchy still exists. Table 3 shows the chip utilization after the Map stage. The table indicates that the Deserializer itself uses 14% of the chip space and together with the Stream Reader 16% of the chip. Considering these numbers alone it seems to be possible (in theory) to instantiate approximately 6 Deserializer cores on the currently targeted chip.

Table 2: Resource Utilization of Complete Design

<table>
<thead>
<tr>
<th>Resource Type</th>
<th>Used</th>
<th>Chip utilization</th>
</tr>
</thead>
<tbody>
<tr>
<td>Flip-flop Registers</td>
<td>10,311</td>
<td>14%</td>
</tr>
<tr>
<td>LUTs</td>
<td>6,463</td>
<td>9%</td>
</tr>
<tr>
<td>Occupied Slices</td>
<td>3,874</td>
<td>22%</td>
</tr>
<tr>
<td>36 kb BRAM Blocks</td>
<td>9</td>
<td>6%</td>
</tr>
<tr>
<td>Total Memory</td>
<td>40.5 kB</td>
<td>6%</td>
</tr>
<tr>
<td>Input/Output Blocks</td>
<td>30</td>
<td>4%</td>
</tr>
</tbody>
</table>

Table 3: Resource Utilization of Deserializer and Stream Reader after Map Stage

<table>
<thead>
<tr>
<th>Component</th>
<th>Flip-flops</th>
<th>LUTs</th>
<th>Slices</th>
</tr>
</thead>
<tbody>
<tr>
<td>Deserializer</td>
<td>8,714</td>
<td>3,372</td>
<td>2,488</td>
</tr>
<tr>
<td>(without Stream Reader)</td>
<td>(13%)</td>
<td>(5%)</td>
<td>(14%)</td>
</tr>
<tr>
<td>Stream Reader</td>
<td>115</td>
<td>706</td>
<td>330</td>
</tr>
<tr>
<td>(0.2%)</td>
<td>(1%)</td>
<td>(2%)</td>
<td></td>
</tr>
</tbody>
</table>

The second metric used is the clock speed the circuit can operate on. We have been able to synthesize and operate the circuit at the full 125 MHz of the Gigabit Ethernet MAC. For simplicity we used one single clock region whose clock is given by the Ethernet MAC. 1 In principle, it should be possible to operate the Deserializer, including the B port of the Input Memory and the A port of the Output Memory at a higher clock rate. However, this has not been experimentally verified yet.

6. EVALUATION

In this section we perform a performance evaluation. We compare the hardware implementation against a traditional software solution. We evaluate the overall end-to-end performance, as well as

1 Actually, two clocks are used. Next to the 125 MHz system clock a 200 MHz reference clock is used for the IDELAY and IDELAY controller respectively. The reference clock is used to drive the tapped delay line for the RX clock of EMAC GMII interface.
the time spent for the deserialization alone. First, we assess the communication overhead of the network link between two PCs and between a PC and a FPGA board. This comparison will allow us to quantify the time spent by a server not necessarily processing the request, but simply moving a request through various levels of the network stack and operating system. After that, we will look into the execution time of the serialization and deserialization itself.

6.1 Experimental Setup
We use two off-the-shelf desktop computers and our Xilinx XUPV5 development board for all experiments. Figure 13 illustrates the two different configurations. The setup in Figure 13(a) serves as a base system for comparison. The software implementation is running on System B (server) that is connected via a direct Ethernet connection to the System A that issues the requests. In Figure 13(b) System B is replaced by the XUPV5 FPGA board. Table 4 lists the characteristic properties of the two desktop systems.

![Figure 13: (a) Deserializer in Software on System B, (b) FPGA Solution](image)

Table 4: Selected Characteristics of the Desktop Systems

<table>
<thead>
<tr>
<th>System A</th>
<th>System B</th>
</tr>
</thead>
<tbody>
<tr>
<td>HP xw4600</td>
<td>HP xw4600</td>
</tr>
<tr>
<td>Intel Core2Duo E6850, 3.00 GHz</td>
<td>Intel Core2Duo E8500, 3.167 GHz</td>
</tr>
<tr>
<td>DDR2, 4 GB (PC2-6400)</td>
<td>DDR2, 4 GB (PC2-6400)</td>
</tr>
<tr>
<td>Broadcom NetXtreme Gigabit Ethernet BCM5755 (on-board)</td>
<td>Broadcom NetXtreme Gigabit Ethernet BCM5755 (on-board)</td>
</tr>
<tr>
<td>Windows Vista Enterprise SP2, 32 bit</td>
<td>Windows Vista Enterprise SP2, 32 bit</td>
</tr>
</tbody>
</table>

6.2 Performance of Ethernet Attachment
In the first experiment the communication overhead from System A to System B and the FPGA board is measured. We send network messages to the server (requests) that are immediately sent back to the client (replies). We compare raw Ethernet frames, UDP packets, and messages sent over a TCP connection. As mentioned earlier, the goal of this testing is to quantify the time required to move data through the various levels of the network stack and the operating system.

6.2.1 Time Measurements and OS Scheduling Effects
We measure the end-to-end or round trip time, i.e., the wall clock time between transmission of the request message and the reception of reply message. In order to obtain a high resolution we do not rely on the timing primitives provided by the operating system. Instead, we directly use the hardware cycle counter register of the x86 processor architecture. We obtain the time stamps using the following inline assembly sequence (Visual Studio C++):

```c
inline UINT64 get_cyclecount(void) {
    // read cycle counter register
    volatile UINT32 lo, hi;
    asm {
        rdtsc ; TSC register -> edx:eax
        mov lo, eax ; store lower 32 bits
        mov hi, edx ; store upper 32 bits
    }
    cycles = hi;
    cycles <<= 32;
    cycles |= lo;
    return cycles;
}
```

This function returns the current cycle count since boot time of the processors. In order to relate the cycle count to time the clock frequency is required. We obtain the current CPU frequency by calling `CallNtPowerInformation`. The function returns a structure that contains a field that contains the current clock frequency MHz.

Note: Special care needs to be taken when using the CPU clock frequency. Vista, as many other modern operating systems, uses sophisticated power management mechanism that include among others dynamic frequency scaling. In order to reduce power consumption these strategies reduce the clock frequency when the CPU is idle or the current work load is I/O-bound. For our measurements we disable frequency scaling.

The end-to-end timing measurements are influenced by scheduling effects on System A (and for the software reference setup, System B too). In order to capture the complete behavior we use multiple requests (1,000,000) for each data points. We then visualize the data in a cumulative histogram (Figure 14 and Figure 15). We also show the median of the timing values as it is known to be less sensitive (Tukey 1977) to outliers than the average value in Table 5.

6.2.2 Minimum and Maximum Frame Size
Ethernet frames are required to have a minimum packet size of 64 bytes, which corresponds frame with 46 bytes payload. The maximum size of a frame is 1500 bytes, i.e., 1486 bytes payload. We use minimum and maximum sized frames as the two extremal data points for the analysis. For UDP and TCP we choose a message size, i.e., a payload size such that it will result in a minimum sized frame and a single maximum sized frame.
6.2.3 Ethernet Frames on Desktop Systems

Unicast raw Ethernet frames are sent from System A to System B. After receiving the frame System B swaps source and destination address of the frame and sends it back to System A. This benchmark provides the baseline for the offloaded processing as it captures only the communication overhead.

We send raw Ethernet frames through the Virtual Network driver VPCNetS2 provided by Microsoft Virtual PC 2007. This driver is added at the bottom of the network stack and is able to create a virtual network interface with its own MAC address. We use this new virtual device to transmit and receive Ethernet frames. The code base for harnessing the virtual network device comes from Giano [10]. The code uses asynchronous calls, and makes use of the efficient I/O completion queues of the Windows API.

To isolate the systems under test from external noise we disconnected the nodes from the corporate network and establish a direct connection between the nodes through a cross-over cable. Furthermore we disabled the IP and Microsoft Client Protocols on both systems for the Broadcom network device. This suppresses occasional ARP requests sent by the hosts.

6.2.4 Ethernet Frames in FPGA System

For the FPGA setup we use a special purpose FPGA design. We modify the Ethernet controller (Figure 9) such that as soon as the frame leaves the EMAC core to the Controller (after the entire frame was received and the CRC verified) it is resent with the source and destination addresses exchanged. The Local Link interface of the EMAC core is 8 bit wide and streams the frame to the user controller. The controller waits 12 cycles until it has seen source and destination address. It then swaps the 6 bytes and sends the packet immediately back to the EMAC core through the transmit Local Link interface. This results in a possibly shortest round trip time:

\[
(2 \cdot \#\text{frame bytes} + 12) \frac{1}{125 \text{ MHz}}
\]

This number doubles the number of frame bytes to account for the fact that 1) the entire request packet is received by the FPGA before being sent back and 2) the entire reply packet must be received by the PC’s NIC before being passed up to the driver. This is not four times the number of frame bytes because the time required by the PC’s NIC to send the request packet overlaps the interval in which the FPGA is receiving the request packet and vice-versa for the reply packet. For 64 byte Ethernet frames the minimum round-trip time is 1.12µs. For maximum sized 1500 byte frames the time for the frame reflection is 24µs.

6.2.5 UDP Packets

In order evaluate the impact of the IP layer and a packet-oriented transport layer on the overall performance we also implement the ping-pong message exchange on UDP. We test this setup only with the desktop hosts shown in Figure 13 (a). A one byte UDP datagram results in a 66 byte Ethernet frame. The maximal UDP payload size such that no IP fragmentation occurs is 1450 bytes.

6.2.6 TCP Fragments

Messages sent over a TCP socket are used to evaluate the performance impact of a connection oriented transport on layer 4 in the network stack. A one-byte send operation on a TCP socket results in a 78 byte Ethernet frame (after the connection has be setup). The payload can be increased up to 1435 bytes until IP fragmentation occurs.

6.2.7 Ping/Pong Experiment – Results

Figure 14 shows the cumulative histogram of the round trip time for minimum sized messages, Figure 15 for maximum messages. As it can be seen from the slope of the curves processing the times for Ethernet frames do not show much variation. On the other hand, variation is larger for UDP and TCP. For both message sizes the variation for UDP is larger than for TCP. A surprising finding is that the round trip time for TCP traffic is lower than for UDP. This is counter intuitive because UDP is essentially an empty wrapper that provides the functionality of IP to the application accessing the stack on layer 4.

Figure 14: Cumulative Histogram of Round Trip Times of Minimum-sized Packets

Figure 15: Cumulative Histogram of Round Trip Times of Full-sized Packets

We can make an interesting observation for large Ethernet frames in Figure 15. The curves never reach 100%, instead they seem to be limited to 93%. The curve will reach 100% outside the chart only after 420 µs. We have not been able to identify the problem but we believe it is related to a scheduling issue in connection with the Broadcom driver on Windows Vista. We have not seen this artifact using an Intel Gigabit 82567LM chipset on either a Lenovo W500 or Dell Latitude e6400 laptop computer.
Table 5 shows the median of the round trip times. It can be seen that the “FPGA reflector” reduces the round trip time by 21 µs for small messages and 31 µs for large messages. Exchanging small amounts of data through UDP and TCP is approximately 2.3x slower than raw Ethernet frames on the desktop systems. Compared to the Ethernet frames on FPGA UDP/TCP is 3.8x slower. The large overhead of UDP and TCP is reduced for large messages to approximately 1.8x compared to raw frames on the desktop systems and 2.2–2.5x compared to implementation on the FPGA.

An important factor when considering the Ethernet attachment is the processing time spent going through the driver and operating system. We can estimate this in two ways. First, we can calculate the time spent in the driver and operating system on the server (System B) by subtracting the results of the experiments with System B by the results from using the FPGA. This will be the time required for the driver to pick up the request message from the NIC, queue the request for a user application, the user application to queue the reply back to the driver and for the driver to send the reply to the NIC. For minimum sized frames 55 µs–34 µs = 21 µs and for maximum sized frames 120 µs–89 µs = 31 µs.

Alternatively, we can also calculate the time spent by the client (System A) when communicating with the FPGA. By subtracting the physical transit time calculated above from the round trip time measurement to the FPGA board, we can estimate the time spent by the user application queuing the request message for the driver, waiting for the driver to pick up the request, waiting for the driver to pick up the reply message and the time spend queuing the reply from the driver back to the user application. For minimum sized frames 34 µs–1 µs = 33 µs and for maximum sized frames 89 µs–24 µs = 65 µs.

Both of these numbers provide some insight into the potential minimum difference in latency between implementing the data marshalling in hardware versus software implementation. However, this does not give us a clear idea regarding the CPU load incurred by the server passing the data through the driver and operating system. This is because this time likely includes busy waiting time or the time required to perform a context switch rather than actual computation and copying required to hand the request to a user application from the NIC. This question will be answered in the next subsection.

Table 5: Median of Round Trip Times

<table>
<thead>
<tr>
<th></th>
<th>Min.-sized Packet</th>
<th>Full-sized Packets</th>
</tr>
</thead>
<tbody>
<tr>
<td>Raw Ethernet Frames</td>
<td></td>
<td></td>
</tr>
<tr>
<td>System B</td>
<td>55 µs</td>
<td>120 µs</td>
</tr>
<tr>
<td>Raw Ethernet Frames</td>
<td></td>
<td></td>
</tr>
<tr>
<td>to FPGA Board</td>
<td>34 µs</td>
<td>89 µs</td>
</tr>
<tr>
<td>UDP Datagrams</td>
<td></td>
<td></td>
</tr>
<tr>
<td>System B</td>
<td>132 µs</td>
<td>226 µs</td>
</tr>
<tr>
<td>TCP fragment</td>
<td></td>
<td></td>
</tr>
<tr>
<td>System B</td>
<td>128 µs</td>
<td>198 µs</td>
</tr>
</tbody>
</table>

6.2.8 Multiple Ethernet Frames In-flight

In the experiments shown in the previous section only one message is transmitted at a time. We now look at the impact when sending multiple messages in a fast consecutive order. Figure 16 shows the cumulative histogram for 1 up to 8 request frames in flight. As the number increases so does the variance, i.e., the slope of the curve decreases.

In Figure 17 we show the median values for different number of in-flight frames both for FPGA and System B. As it can be seen that starting with an initial overhead, the round trip times scale linearly with respect to the number of in-flight frames. This means that sending more than one frame in short succession increases throughput. This is to be expected since both System A and System B use asynchronous I/O. Thus, when sending multiple frames the system pays a certain constant startup cost to do things like perhaps perform a context switch or begin the interrupt service routine, but then can devote itself to handling the requests entirely. The slope of the curve for minimum-sized frames sent to the FPGA is 6.6 µs/in-flight frame and 10.0 µs/in-flight frame for maximum sized frames (least squares).

\[
\text{Round Trip Time (Median) [ } \mu\text{s} \]

<table>
<thead>
<tr>
<th>Number of In-flight frames</th>
<th>Median Round Trip Time (µs)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1 in-flight frame</td>
</tr>
<tr>
<td>3</td>
<td>3 in-flight frames</td>
</tr>
<tr>
<td>4</td>
<td>4 in-flight frames</td>
</tr>
<tr>
<td>5</td>
<td>5 in-flight frames</td>
</tr>
<tr>
<td>6</td>
<td>6 in-flight frames</td>
</tr>
<tr>
<td>7</td>
<td>7 in-flight frames</td>
</tr>
<tr>
<td>8</td>
<td>8 in-flight frames</td>
</tr>
</tbody>
</table>

Figure 16: Cumulative Histogram between System A and FPGA for multiple outstanding transmissions (64 byte Ethernet frames)

Figure 17: Median Round Trip Time for different number of in-flight frames

This testing gives us a more realistic idea of what the CPU load is for a machine when it must handle requests from the network. In a production system in which the FPGA can write directly into the main memory of the host server, we expect that the FPGA would take care of the 6.6 – 10.0 µs of processing per frame plus startup overhead that would normally need to be taken care of by CPUs on the server to handle each request. Notice that this contribution only considers the cycles needed to handle the data transfer. This
does not yet include the time required to perform the actual serialization or deserialization. This will be discussed in the next section.

6.3 Deserialization in Hardware vs. Software
In this section we evaluate the performance the Deserializer circuit and compare with a traditional software implementation on System B. We use the same setup as in the previous experiment (Figure 13). As explained earlier, communication is implemented by exchanging raw Ethernet frames.

6.3.1 Workload Data Set
For evaluating the performance of the Deserializer we are using the expression tree example. In particular, we use the object structure shown in Figure 18. We scale the size of the structure by the parameter \( n \) which corresponds to the number of Operation nodes.

![Object Structure used in Deserialization](image1)

Figure 18: Object Structure used in Deserialization

The number of objects hence for a given \( n \) is \( 2n+1 \). As shown in the object layout in Figure 4 both Operation and Literal objects occupy 16 bytes on the heap. Thus, the object structure occupies \( 16(2n + 1) = 32n + 16 \) bytes on the heap. The size of the serialized representation can be computed as follows:

\[
\text{Size} = \frac{4}{\text{heap pointer}} + \frac{4}{\text{#objects}} + \frac{4(2n + 1)}{\text{object types}} + \frac{4(n + 1)}{\text{Literal objects}} + \frac{9n}{\text{Operation objects}}
\]

\[
= 21n + 12 \text{ bytes}
\]

Given the constraint of the \( \text{objPtr} \) array in the current implementation, the Deserializer can process up 256 objects. Thus, in the evaluation we vary \( n \) in the range \( n \leq 127 \). For \( n = 127 \) the size on the heap is 4,080 bytes, the size of the serialized structure is 2,683 bytes.

The limit of Ethernet frames to 1,486 byte requires that the serialized input data is split into two Ethernet frames. For transmitting the result data, i.e., the object structure that lands on the heap, three Ethernet frames are used.

6.3.2 Deserialization – Results
Figure 19 shows the round trip times for processing a deserialization request for object structure size in the range 112—4080 bytes. For each data point we issued 1,000,000 requests and we measured the round trip time. In the figure, the solid lines show the min/90% percentile and the median values of the end-to-end times both for the FPGA Deserializer and the software solution implemented on System B.

![Round Trip Times of FPGA Deserializer vs. Software Solution](image2)

Figure 19: Round Trip Times of FPGA Deserializer vs. Software Solution

![Speedup of FPGA Deserializer based on median times](image3)

Figure 20: Speedup of FPGA Deserializer based on median times

In Figure 19 it can be seen that not only the median but also the entire min to 90%-percentile band of the FPGA implementation is always below the software solution. The dashed lines in the figure show the time spent for the actual processing (excluding communication cost). The slopes are increasing linearly and diverging, hence, resulting in a constant speed up of the hardware solution as shown in Figure 20. The computation-only speed up is approximately factor 9×. The speedup is reduced to ≈2.5× when also considering communication cost. A quick sanity check confirms the measurements: The request and response can be related to the 3 in-flight messages from Section 6.2.8 which required a round trip time of 115 µs for the FPGA and 158 µs for System B. Adding the computation time of 10 µs and 96 µs respectively, the resulting estimated total time of 125 µs for the FPGA Deserializer...
and 254 µs for software solution correspond to the data in Figure 19.

The linear increase of the processing time for CPU and FPGA can easily be explained as in both the serialized data is read in one single pass, hence, $O(n)$. Also the data structure is small enough such that both the serialized and deserialized data can even fit into L1 cache (32 kB) of the CPU.

6.4 Performance Implications

In this section we provide an analysis of the performance implications of the FPGA approach. The measurements in the last section only considered latency. We now provide some estimates on the throughput characteristics. In fact, the implications are twofold. First, a reduced latency directly results in an increased throughput in a non-pipelined scenario. Second, an improvement is obtained as more work can be processed on the CPU due to the offloading of work to the FPGA.

When assuming non-pipelined processing but a pipelined communication (using multiple Input and Output Memory buffers on the FPGA) the throughput of a single Deserializer unit is then equal to the reciprocal value of the latency that is:

112 byte structure: 0.336 µs $\Rightarrow$ 2.977M requests/sec
4,080 byte structure: 10.256 µs $\Rightarrow$ 97,504 requests/sec

6.4.1 Load-reduction

Using the data obtained, we now try to provide a very rough extrapolation of the load reduction on the conventional system when processing RPCs. For this we boldly assume that the costs for serializing the result data is the same as the cost of the deserializing the input.

The time $T$ spent by a conventional system split as follows:

$$T = T_{\text{receive}} + T_{\text{deserialize}} + T_{\text{execute}} + T_{\text{serialize}} + T_{\text{send}}$$

Here $T_{\text{receive}}$ is the time spent for receiving the data from the network, $T_{\text{deserialize}}$ and $T_{\text{serialize}}$ correspond to the time spent for deserializing the input and serializing the result. $T_{\text{send}}$ is the time used for sending the serialized result data.

Now consider a system where both deserialization of the input data and serialization of the results are offloaded, such that the FPGA directly receives the requests from the clients and sends the results back. The time spent by the CPU is:

$$T' = T'_{\text{receive}} + T'_{\text{execute}} + T'_{\text{send}}$$

Here, $T'_{\text{receive}}$ corresponds to the time spent on the CPU for receiving the deserialized structure from the FPGA. $T'_{\text{send}}$ equals the time required to send the result structure back to the FPGA. The times $T_{\text{receive}}$ and $T_{\text{receive}}$ are determined by the network interface and the network stack. $T_{\text{receive}}$ and $T'_{\text{send}}$ depend on the attachment of the FPGA. The reduction of CPU time is:

$$T - T' = T_{\text{receive}} + T_{\text{deserialize}} + T_{\text{execute}} + T_{\text{serialize}} + T_{\text{send}} - T'_{\text{receive}} - T'_{\text{execute}} - T'_{\text{send}}$$

$$= T_{\text{receive}} - T'_{\text{receive}} + T_{\text{deserialize}} + T_{\text{serialize}} + T_{\text{send}} - T'_{\text{send}}$$

Assuming that the size of the serialized data is approximately equal to the deserialized data we have

$$T - T' = T_{\text{receive}} - T'_{\text{receive}} + T_{\text{deserialize}} + T_{\text{serialize}} + T_{\text{send}} - T'_{\text{send}}$$

If we further assume that $T_{\text{deserialize}} \approx T_{\text{serialize}}$, then the time saved by offloading is roughly $2T_{\text{deserialize}}$. The implementation of the Deserializer the Stream Reader provides a 32-bit wide data path, hence, at each clock cycles 4 bytes of the input data stream are consumed. The time for the deserialization of a structure containing $n$ bytes can be approximated by

$$T_{\text{deserialize}} \approx \frac{n}{4f_{\text{clock}}} = \frac{n}{4 \cdot 125 \text{ MHz}} .$$

Hence, the time saved is roughly

$$T - T' \approx \frac{n}{2f_{\text{clock}}} = \frac{n}{2 \cdot 125 \text{ MHz}} .$$

We can compare the CPU time of performing deserialization in software to the time of receiving a processed message from the FPGA in more concrete terms. In a system in which we have a more closely-coupled FPGA that can communicate directly with main memory, the CPU would only need to take an interrupt and possibly, perform a memcpy (although with an interface with hardware RDMA like Infiniband, the copy may not be necessary). In our testing, we found that the time required by memcpy was essentially constant for blocks between 112 and 4080 bytes (~7 µs when the data must come from main memory). Figure 21 shows the effective speedup when the CPU time of processing of a message is reduced to just the time of a memory copy. Unfortunately, for the purposes of this speculative work we were unable to test our system on a system with a tightly coupled FPGA. More details of our attempts are discussed in Section 6.4.3.

---

2 Note that in our example tree structure the only case where less than four bytes are consumed during a clock cycle occurs when the member $m_{\text{eType}}$ of the class $\text{Object}$ is read.
6.4.2 Multiple Deserializer Units

As already pointed out in Section 5.3.6, the entire design uses 22% of the total chip area. The synthesis tool reports an estimate of 16% for the Deserializer unit alone. Hence, in theory, from a resource perspective, 6 Deserializer units can be instantiated on the chip. Multiple units directly lead to a linear scale out in throughput. However, with an increased chip density it is also more difficult for the Place & Route tool to find a circuit that meets the given timing constraints. If synthesis fails, the timing requirements have to be relaxed, e.g., by reducing the clock frequency of the Deserializer.

The design can also be scaled out to multiple FPGA chips on a multi-chip FPGA board such as the BEE3 board (John D. Davis 2009) which features four XC5VLX110T FPGAs (the same type as used for this work).

6.4.3 Alternative Attachments

The FPGA access times $T_{\text{receive}}$ and $T_{\text{send}}$ depend on the attachment of the FPGA. Besides Ethernet attachment there are also additional methods to connect a FPGA to an existing computer system. The most promising approaches connect the FPGA to the PCI Express (PCIe) or directly the HyperTransport or Frontside Bus. While these approaches may result in better performance numbers, i.e., lower communication overhead to the CPU through the tighter coupling, the complexity and the engineering effort for a prototype is significantly higher than for the Ethernet attachment.

For reference we compare the communication overhead of a very early PCIe attachment prototype with a connection through Ethernet. As before, we measured the round trip time of a ping/pong request. For PCIe we model a round trip by a write operation followed by a read on the PCI Express Bus. For this experiment we use the same XUPV5 board and plug it into System A. As a PCI Express endpoint implemented on the FPGA we use the publically available soft-IP core [12] developed at Microsoft Research Redmond. Figure 22 shows the median value of the round trip times for different payload sizes. As it can be seen from the graph the communication overhead is more than 2x larger for the PCI Express attachment. The low performance is due to the current architecture of the device driver for Windows. In general, the PCI Express solutions should provide a significantly better performance number than the Ethernet attachment. Currently, the PCIe solution is only used as a working prototype that provides access to an FPGA via PCI Express.

Figure 21: Speedup in Terms of CPU Load (assuming 7 µs memcpy)

7. GENERATION OF DESERIALIZER CIRCUITS

In this section we briefly outline how the Deserializer IP-core might be automatically configured for different object structures. We also outline how the serialization protocol for existing C++ code could look like.

7.1 Type-dependent Configuration of the Deserializer

The pseudo code of the Finite State Machine that drives the Deserializer is shown in Section 5.3.2. The type-dependent part of the pseudo code is shown shaded in gray. For this paper the code was created manually. This code clearly depends on the wire format as well as the object layout on the heap.

The object layout, however, not only depends on the C++ source code but also on the compiler settings, e.g., command line options such as `/tpX`, the pragma `#pragma pack` or compiler directives such as `__declspec(align(X))`. Thus, identifying the object layout needs actual support by the compiler. For example in Visual Studio C++ compiler the command line option

```
/direportAllClassLayout or
/direportSingleClassLayoutMyFooBarClass
```

instructs the compiler to dump the class layout of all or a single class. It generates ASCII output that then would have to be parsed. For GCC a similar option `--dump-class-hierarchy` can be used.

Once the layout, i.e., the offset and the size of the members, has been extracted it needs to be combined with the size and the order on the wiring format. For example, a character the m_eType enum
of the Object class is represented as 32-bit double-word in memory while the presentation in the wiring format (for efficiency reasons) may consist of a single byte.

### 7.2 Object Serialization in C++

There are different libraries available that implement object serialization for C++ structures. For example, the widely-used C++ Boost Library or the s11n Library that is released as Public Domain code. The approach chosen in those libraries is similar to the one shown in Section 3.1.

Essentially, a method has to be defined for each serializable class that saves all (non-transient) the members, i.e., members that contribute to the state of the class and have to be kept. In the class diagram in Figure 2 this method is called write. In Boost the library is called serialize. In contrast to serialization in a managed environment such as Java or .NET explicit code for serialization needs to be added.

Note that the current wire format is a simple binary format. The advantage is its efficiency. However, a significant disadvantage of the format is that it is not self describing. Hence, the serialization order in the manually added code has to correspond to the configuration of the Finite State Machine in the Deserializer. In the Boost this problem can be avoided as the overloaded operator in the serialize method is used for both storing and loading the class members. Unfortunately, this is not possible in this case as two different code bases are involved (C++ and HDL).

Another approach could consist of a high level description, e.g., annotation in C++ comments, and a pre-processor that parses these annotations and creates the serialization code, i.e., the implementation of the write method. Then, the order and the C++ types are known and together with the object layout information of the C++ compiler the Verilog code of the type-dependent part of the Deserializer Finite State Machine can be generated automatically.

In principle, it is probably also possible to modify the Deserializer that it can operate on a self describing wiring format. This would result in an additional direction for each edge in the resulting automaton.

### 8. CONCLUSION

In this work we investigate whether deserialization of object structures can be done on FPGAs. The goal is to recreate the heap representation of complex object structures from the serialized form in a wiring format. The results from a simple prototype and an example data structure indicate that deserialization indeed is possible on FPGAs. We compare deserialization on an FPGA circuit with a traditional software implementation. For the actual processing we obtain a speedup factor of 9×.

We measured the overall processing time obtained when connecting the FPGA board to a desktop PC through a gigabit Ethernet interface. Deserialization requests are sent from the desktop PC and deserialized objects written back to the heap memory. For simplicity, we implemented the communication using raw Ethernet frames. When considering communication costs, the overhead further reduces the speedup to a factor 2×.

Clearly, the Ethernet attachment is not the most efficient way to connect an FPGA to a host system. Alternative approaches such as FPGA connected to the PCI Express, HyperTransport or Front-side Bus can reduce the communication overhead. However, these approaches are challenging and more involved from an engineering perspective. So far, the PCI Express attachment developed at Microsoft Research Redmond is far from optimal and has an even lower performance than the Ethernet attachment.

The overall 9× speedup of the processing is an upper bound, i.e., the best achievable speedup. However, offloading deserialization to the FPGA can reduce the CPU load and, thus, potentially increase throughput. Additionally, throughput can be further increased by instantiating multiple Deserializer units multiple, either on the same FPGA chip or distributed over multiple chips.

Offloading time consuming tasks such as deserialization (and similarly serialization) to an FPGA can provide a solution to the increasing costs of inter-process communication in multi-core systems. This becomes even more important as future massively parallel multi-core systems no longer provide the abstraction of a shared memory space and use explicit message passing instead. In this case, exchanging data structures require serialization. Offloading may allow the use of RPCs in settings where conventional serialization on a CPU core is prohibitive due to the overhead involved.

### 9. BIBLIOGRAPHY


Erich Gamma, Richard Helm, Ralph Johnson, John Vlissides. Design Patterns: Elements of Reusable Object-Oriented Software . Addison-Wesley, 1994.


