Automated Synthesis of Symbolic Instruction Encodings from I/O Samples

Patrice Godefroid
Microsoft Research
pg@microsoft.com

Ankur Taly *
Stanford University
ataly@stanford.edu

Abstract

Symbolic execution is a key component of precise binary program analysis tools. We discuss how to automatically boot-strap the construction of a symbolic execution engine for a processor instruction set such as x86, x64 or ARM. We show how to automatically synthesize symbolic representations of individual processor instructions from input/output examples and express them as bit-vector constraints. We present and compare various synthesis algorithms and instruction sampling strategies. We introduce a new synthesis algorithm based on smart sampling which we show is one to two orders of magnitude faster than previous synthesis algorithms in our context. With this new algorithm, we can automatically synthesize bit-vector circuits for over 500 x86 instructions (8/16/32-bits, outputs, EFLAGS) using only 6 synthesis templates and in less than two hours using the Z3 SMT solver on a regular machine. During this work, we also discovered several inconsistencies across x86 processors, errors in the x86 Intel spec, and several bugs in previous manually-written x86 instruction handlers.

1. Introduction

Symbolic execution is a key component of precise binary program analysis tools, for test generation [5, 16], program verification [2, 19], malware analysis [1, 22], and other applications. Symbolic execution engines are traditionally written by hand [1, 2, 5, 16, 19, 22]; the effect of executing each individual instruction is described by a symbolic constraint, called symbolic instruction encoding, written manually and derived by reading the processor instruction manual. Unfortunately, the semantics of the instruction set of general-purpose processors such as x86, x64 or ARM is very complex. For instance, x86 includes hundreds of instructions whose semantics is described in more than 2,000 pages divided in 3 volumes. This complexity makes the manual development of symbolic-execution engines tedious (many instructions), error-prone (many corner cases), partial (not all instructions are usually covered) and imprecise (approximations are often used). Moreover, the official reference manual is often under-specified and may itself contain errors.

* The work of this author was done mostly while visiting Microsoft.

In this work, we explore a radically different approach to developing symbolic-execution engines: what if most symbolic instruction encodings could be synthesized automatically?

To do this, we study how to adapt and extend recent advances on automatic program synthesis. Given a functional specification and a set of building blocks, called components, possibly combined together as described in a solution template or program sketch (i.e., a program with holes), automatic program synthesis consists of searching the space of all possible template completions for a fully-defined program (i.e., with no holes left) that satisfies the specification. In our context, we do not have access to a full functional specification of individual processor instructions — such a specification is precisely what we want to infer. But we have access to a cheap and fast specification oracle: we can execute instructions on a processor and observe their input/output behaviors.

Program synthesis from I/O samples has been recently investigated in [12]. There, an I/O oracle-guided synthesis algorithm is presented for loop-free programs. This algorithm consists of computing a set of I/O samples, then synthesizing a candidate program that satisfies those samples (to check whether such a program exists), then computing a distinguishing input that distinguishes this candidate program $P'$ from some other non-equivalent candidate program $P$ (to check whether $P$ is unique), and if such an input exists, then query the I/O oracle with this distinguishing input to eliminate either $P$ or $P'$ as a possible solution. This counter-example-guided iterative synthesis process is repeated until one unique solution remains, or no solution exists if the synthesis template is too constrained. The algorithm assumes the existence of a verification oracle which can determine whether a solution is “correct”.

In our context, we do not have access to such a verification oracle. For instructions with small I/O signatures, such as 8-bit instructions, exhaustive testing can provide a verification oracle, but exhaustive testing does not scale to 16-bit or 32-bit instructions. Another practical hurdle is that the counter-example-guided iterative synthesis algorithm of [12] can be very expensive when many iterations are needed, as we will show with results of experiments in Section 6.

To improve on this, we propose a new synthesis algorithm based on smart sampling which we show is one to two orders of magnitude faster than previous synthesis algorithms in our context. Given a specific template, the main idea is to generate upfront a set of distinguishing inputs which uniquely determine each possible solution refining the template. This way, our new synthesis algorithm converges faster to the unique solution, without requiring any additional expensive synthesis-refinement steps. Synthesis with smart sampling is more efficient when a template is repeatedly used for many instructions, as is the case in our context.

In this work, we want to automatically generate concise yet precise symbolic instruction encodings that can be used for bit-precise symbolic execution of large programs and long execution paths.

[Copyright notice will appear here once 'preprint' option is removed.]
Conciseness is important for scalability, while precision is key to detect subtle program bugs (for instance due to integer overflows). For these reasons, we adopt bit-vector constraints supported by SMT solvers as synthesis components.

For automatic synthesis to be practical, synthesis templates should be constrained enough to define a tractable search space, yet abstract enough to allow a simple representation of many possible solutions. Perhaps surprisingly, we show that the I/O behavior of over 500 x86 instructions (8/16/32-bits, inputs, EFLAGS) can be precisely captured with only 6 synthesis templates. Using these templates and our new smart sampling synthesis algorithm, we can automatically synthesize bit-vector circuits for each of those 500+ instructions in less than two hours using the Z3 SMT solver on a regular x86 machine. Moreover, the size of the synthesized circuits is either constant or linear in the number of input/output bits, satisfying our conciseness requirement.

2. Problem Definition

We consider an abstract processor which can execute a set of instructions. In this work, we focus on ALU instructions and will not consider floating point and SIMD instructions. We will also ignore specific addressing modes and assume that an instruction has some inputs and outputs, but will not distinguish where those inputs or outputs are being stored, e.g., in a register or a memory location. However, we do consider the sizes of the input and output arguments of an instruction, which we assume are known (i.e., are not inferred automatically).

Formally, we define an instruction instance \( I \) as a function that takes a known fixed ordered set \( \vec{i} \) of inputs, each of a known fixed size, which may be read during the execution of the instruction, and returns a known fixed ordered set \( \vec{o} \) of outputs, each of a known fixed size, which may be written during the execution of the instruction. We thus assume that the execution of each instruction instance is deterministic and always terminates. In what follow, we will treat each output \( o \) in \( \vec{o} \) separately, and abuse notation and language by writing \( o = f(\vec{i}) \) and calling it an instruction instance.

For instance, SHL is an x86 instruction, while SHL8 is an instruction instance that takes two 8-bit values as inputs and returns an 8-bit value as output representing the main result, and SHL529 is another instruction instance that takes again two 8-bit values as inputs but returns a boolean value representing the value of the CF flag (part of the “EFLAGS”) after executing the instruction.

The problem we consider in this work is to automatically synthesize a (concise and precise) representation of function \( f \) for a given instruction instance. We call such a representation a symbolic representation, or symbolic encoding, or instruction handler.

However, function \( f \) is unknown. All we are given to learn about \( f \) is a processor \( P \) implementing the instruction instance, which we can sample by providing some input values, executing the instruction instance, and then observing the output value. In other words, processor \( P \) is a black-box input/output oracle for instruction instance \( I \). This oracle is denoted \( \Phi(P, I) \) in what follows.

Because we want to generate concise and precise symbolic representations, we will represent inputs and outputs as bit-vectors, and functions as logic expressions using the theory of bit-vectors as defined by modern SMT solvers. We will sometimes call such function representations circuits. If \( f \) represents two inputs \( i_1 \) and \( i_2 \), each of size \( s \), we will write \( i_1[j] \) with \( 0 \leq j < s \) to denote the \( j \)th bit of \( i_1 \).

In summary, the problem considered in this work is:

Given a black-box processor \( P \) and an instruction instance \( I \), how to automatically synthesize a function \( f \) that is semantically equivalent to the oracle \( \Phi(P, I) \)?

3. Synthesis Procedures

In this section, we review prior synthesis approaches to the function synthesis problem given a black-box I/O oracle \( \phi = \Phi(P, I) \). We present two procedures \texttt{ExhaustVal} and \texttt{DInputVal} and discuss their correctness and scalability.

Both procedures involve three stages: a sampling stage, a synthesis stage, and a verification stage. In the sampling stage, the I/O oracle is queried on an initial set of inputs and a set of I/O samples \( S \) is obtained. In the synthesis stage, a function is synthesized whose behavior respects the samples \( S \). This is done by using a template-based approach (see below) to find a function \( f \) that satisfies \( \bigwedge_{\vec{i}, \vec{o} \in S} f(\vec{i}) = \vec{o} \). The synthesized function \( f \) is then passed to the verification stage to check whether it matches the I/O oracle on other samples outside \( S \). Samples that fail the verification check are sent back to the synthesis stage, and the procedure is repeated until the verification check succeeds. The two procedures differ in the specific verification checks used.

Before presenting the two procedures in more details, we review the motivation for template-based synthesis.

3.1 Template-Based Synthesis

A direct approach for synthesizing a function \( f \) satisfying the samples \( S \) is to check the satisfiability of the formula

\[
\exists f : \bigwedge_{\vec{i}, \vec{o} \in S} f(\vec{i}) = \vec{o}
\]

Unfortunately, this second-order logic formula can be expensive or even impossible to check. A common approach to get rid of the quantification over functions is to use a function template. Informally, a function template \( T \) is a function with some free variables \( \vec{c} \) called coefficients. Instantiating the coefficients with concrete values defines a closed (i.e., fully-defined) function \( T(\vec{c}) \), called concretization. The set \( \gamma(\vec{c}) \) of all possible concretizations of a template \( T \) is thus defined as the set \( \{ C \mid \exists \vec{c} : C = T(\vec{c}) \} \). By replacing the function \( f \) in the synthesis formula above by a function template \( T \) and by existentially quantifying its coefficients, the synthesis problem is reduced to satisfiability checking of a first-order logic formula

\[
\text{SYN}_{T,S}(\vec{c}) := \exists \vec{c} : \bigwedge_{\vec{i}, \vec{o} \in S} T(\vec{c}, \vec{i}) = \vec{o}
\]

where \( T(\vec{c}, \vec{i}) \) denotes application of function \( T(\vec{c}) \) with inputs \( \vec{i} \).

If the template \( T \) is expressed as a quantifier-free formula using the theory of bit-vectors and if the set of possible values for the coefficients is finite, checking the satisfiability of the formula \( \text{SYN}_{T,S}(\vec{c}) \) is decidable.

If the above formula is unsatisfiable, then the template cannot be used to synthesize a function that satisfies the samples \( S \). We define this property of template sufficiency as follows.

**Definition 1.** [Template Sufficiency] A template \( T \) is sufficient for abstracting a function \( C \) if \( C \in \gamma(T) \).

We now describe the two procedures \texttt{ExhaustVal} and \texttt{DInputVal} for efficiently solving the template-based synthesis problem. In what follows, \texttt{Sample}(\( I, \phi \)) for a set of inputs \( I \) and an I/O oracle \( \phi = \Phi(P, I) \) denotes the set \( \{ (\vec{a}, \phi(\vec{a})) \mid \vec{a} \in I \} \) of samples (I/O pairs) obtained by executing each input by the oracle. Moreover, \texttt{Verify}(\( C, S \)) for a function \( C \) and a set of samples \( S \) denotes the set \( \{ (\vec{i}, \vec{o}) \in S \mid C(\vec{i}) \neq \vec{o} \} \) of samples which do not agree with \( C \) (if any).
is, more than a billion calls to an SMT solver with verification done one sample at a time. 16-bit inputs requires an exhaustive sample set of 32 samples, that is, more than a billion calls to an SMT solver with verification done one sample at a time. 16-bit inputs requires an exhaustive sample set of $32 \cdot n_{\text{syn}}$ valid inputs for $\phi$. The procedure $\text{DInputVal}(\phi, T, n_{\text{syn}}, n_{\text{ver}})$

1. $I := n_{\text{syn}}$ valid inputs for $\phi$ picked randomly
2. $S := \text{Sample}(I, \phi)$
3. $\bar{c} := \text{SAT}(\text{SYN}, S(\bar{c})))$ if returns ⊥ if unsat
4. if ($\bar{c} = \perp$) return "Insufficient Template"
5. $C := T(\bar{c})$
6. $I_{\text{ver}} := n_{\text{ver}}$ valid inputs for $\phi$ picked randomly
7. $S_{\text{ver}} := \text{Sample}(I_{\text{ver}}, \phi)$
8. $S_{\text{fail}} := \text{Verify}(C, S_{\text{ver}})$
9. if ($S_{\text{fail}} = \emptyset$) return $C$
10. $\bar{i} := \text{SAT}(\text{DISTINCT}, C, \bar{i})$
11. if ($\bar{i} = \perp$) return $C$
12. $S := S \cup \text{Sample}(\bar{i}, \phi)$
13. goto step 3
14. $S := S \cup S_{\text{fail}}$
15. goto step 3

Figure 2. Procedure $\text{DInputVal}$: Distinguishing-Input based Validation
and satisfy all previous samples. Otherwise, if the formula is unsatisfiable, then \( C \) is guaranteed to be equivalent to all other functions that concretize the template and satisfy all previous samples.

We now describe the pseudo-code for the validation stage. The first step (lines 6–8) is to sample \( n_{ver} \) inputs at random and query the oracle on them, thereby building the set of I/O samples \( S_{ver} \). Next the synthesized function \( C \) is verified against the samples \( S_{ver} \), and the samples that fail are collected in the set \( S_{fail} \). If \( S_{fail} \neq \emptyset \), then the samples are added (line 14) to the set of synthesis samples \( S \) and the procedure loops back to the synthesis stage (line 3). If \( S_{fail} = \emptyset \), then the formula \( \text{DISTINCT}_{C,S}(\vec{i}) \) is checked for satisfiability. If it is unsatisfiable, then the function \( C \) is returned; otherwise, the oracle is queried with the satisfying assignment \( \vec{i} \), the sample \( \text{Sample}(\vec{i}, \phi) \) is added to the set of synthesis samples \( S \), and the procedure then loops back to the synthesis stage.

The reason for the verification stage with the samples \( S_{ver} \) is to reduce the number of expensive satisfiability checks of formulas \( \text{DISTINCT}_{T,C,S}(\vec{i}) \). If the template is sufficient for abstracting the oracle, any input that distinguishes the synthesized function \( C \) from the oracle is also a distinguishing input. Thus, checking \( C \) against a set of randomly chosen samples provides a cheap way of searching for distinguishing inputs. We now state the main property of the procedure \( \text{DInputVal} \).

**THEOREM 2.** Given a template \( T \), an oracle \( \phi \), and any \( n_{syn}, n_{ver} > 0 \), if \( T \) is sufficient for abstracting \( \phi \), then the procedure \( \text{DInputVal}(\phi, T, n_{syn}, n_{ver}) \) returns a function \( C \) semantically equivalent to \( \phi \).

A useful corollary is that, if the procedure \( \text{DInputVal} \) returns "Insufficient Template" for any \( n_{syn}, n_{ver} \), then the template \( T \) is indeed insufficient for abstracting \( \phi \). However, this theorem is weaker than Theorem 1 as it does not guarantee that the procedure returns "Insufficient Template" whenever the template is insufficient.

Just like procedure \( \text{ExhaustVal} \), \( \text{DInputVal} \) provides a satisfactory solution to the instruction handler synthesis problem provided we can find a template that is sufficient for abstracting the oracle \( \Phi(P, I) \). Although the procedure \( \text{DInputVal} \) scales to instruction instances with large inputs, the running time can still be very long for some templates, as we will see in Section 6. The most expensive step in the procedure is checking the satisfiability of formulas \( \text{DISTINCT}_{T,C,S}(\vec{i}) \). Since the satisfiability of each such formula depends on a set \( S \) of random samples, the running time of the procedure can vary significantly across various invocations. In the next section, we present a new synthesis procedure that provides the same correctness guarantee as the procedure \( \text{DInputVal} \), but alleviates the above limitations.

### 4. Smart Sampling

In this section, we present a new template-based synthesis procedure \( \text{SmartVal} \) that provides the same correctness guarantee as procedure \( \text{DInputVal} \) but does not require any distinguishing input check. As a result, the procedure has a significantly better and more predictable running time than the procedure \( \text{DInputVal} \). As with procedure \( \text{DInputVal} \), the procedure \( \text{SmartVal} \) also assumes that the given template is sufficient for abstracting the given I/O oracle.

Given a specific template, the main idea is to generate upfront a set of distinguishing inputs which uniquely determine each possible solution refining the template. This way, the new synthesis algorithm converges directly to the unique solution, without requiring any other expensive synthesis-iteration and distinguishing-input steps.

\[
\text{SmartVal}(\phi, T, I)
\]

1. \( S := \text{Sample}(I, \phi) \)
2. \( \vec{a} := \text{SAT}(\text{SYN}_{T,S}(\vec{c})) \) \( \neg \) returns \( \bot \) if UNSAT
3. if \((\vec{a} = \bot) \) return "Insufficient Template"
4. return \( T(\vec{a}) \)

**Figure 3.** Procedure \( \text{SmartVal} \)

Recall from section 3.3 that the distinguishing input check is performed to guarantee that for a template \( T \) and a set of synthesis samples \( S \), the synthesized function \( C \) is semantically equivalent to all functions that concretize template \( T \) and satisfy all the samples in \( S \). In order to avoid the distinguishing input check, we want to run a (unique) synthesis step with a set of samples obtained with an input set \( I \) such that all the functions that concretize template \( T \) and satisfy all the samples in \( \text{Sample}(I, \phi) \), are all semantically equivalent. We call such an input set \( I \) a smart for the template \( T \) and oracle \( \phi \). Formally, we have the following.

**DEFINITION 2.** [Smart Inputs] A set \( I \) of inputs is smart for a template \( T \) and an oracle \( \phi \) if

\[
\forall \vec{c} : (\bigwedge_{\vec{j},o} T(\vec{c}, \vec{j}) = o) \Rightarrow \neg \text{DISTINCT}_{T,T(\vec{c}),S}(\vec{i})
\]

with \( S = \text{Sample}(I, \phi) \).

When a set \( I \) of inputs is smart for a template \( T \) and an oracle \( \phi \), we write \( \text{Smart}_{T,\phi}(I) \).

The previous definition depends on a specific oracle \( \phi \). We can generalize it and define a stronger property on input sets, which we call universal smartness for a template \( T \) independently of any specific oracle \( \phi \). A set \( I \) of inputs is universally smart for a template \( T \), denoted by \( \text{USmart}_{T}(I) \), if any two functions that concretize the template and agree on all the inputs in \( I \) are semantically equivalent. Formally, we have the following.

**DEFINITION 3.** [Universally Smart Inputs] A set \( I \) of inputs is universally smart for a template \( T \) if

\[
\forall \vec{c}, \vec{d}, \vec{i} : (\bigwedge_{\vec{j}} T(\vec{c}, \vec{j}) = T(\vec{d}, \vec{j})) \Rightarrow T(\vec{c}, \vec{i}) = T(\vec{d}, \vec{i})
\]

By definition, a universally smart input set for a template is also smart for the template and any possible oracle \( \phi \).

**LEMA 3.** \( \text{USmart}_{T}(I) \Rightarrow \forall \phi : \text{Smart}_{T,\phi}(I) \)

Thus, for a fixed template, and given a set of universally smart inputs for that template, we are then guaranteed that, irrespective of the oracle, all functions synthesized by sampling those inputs do not require any distinguishing input check.

The procedure \( \text{SmartVal} \) is described in Figure 3. It takes as input an I/O oracle \( \phi \), a template \( T \) and a set \( I \) of inputs such as \( \text{Smart}_{T,\phi}(I) \). The procedure has only one sampling and one synthesis stage. The sampling stage (lines 1) computes a set of samples for the smart set of inputs \( I \) by querying the oracle \( \phi \). The synthesis stage (lines 2–4) checks the formula \( \text{SYN}_{T,S}(\vec{c}) \) for satisfiability. If the formula is unsatisfiable, then the procedure returns "Insufficient Template"; otherwise, the satisfying assignment \( \vec{c} \) defines the concrete function \( T(\vec{a}) \), which is then returned. We prove the following.

**THEOREM 4.** Given a template \( T \), an I/O oracle \( \phi \) and a smart set \( I \) of inputs for \( T \) and \( \phi \), if \( T \) is sufficient for abstracting \( \phi \), then the procedure \( \text{SmartVal}(\phi, T, I) \) returns a function \( C \) semantically equivalent to \( \phi \).

Like procedure \( \text{DInputVal} \), \( \text{SmartVal} \) is guaranteed to return a function semantically equivalent to the oracle \( \phi \) only if the template
The existential quantifier on $I$ is sufficient for abstracting $\phi$; if this assumption is wrong, it may either detect that the template is not sufficient, or return a wrong function. As will be shown in Section 6, SmartVal1 can be much faster than $\text{InputVal1}$. But it also requires a set of smart inputs.

We now discuss several approaches to compute smart or universally smart inputs. Trivially, the set of all possible inputs is universally smart for any template, but we want smart input sets to be as small as possible so that the synthesis step is fast.

**Brute-force approach.** Using Definition 3 for $\text{USmart}_T(I)$, we can compute a set $I$ by checking the satisfiability of the formula

$$\exists \vec{c}, \vec{d}, \vec{i} : \left( \bigwedge_{j \in x} T(\vec{c}, \vec{j}) \equiv T(\vec{d}, \vec{j}) \right) \Rightarrow T(\vec{c}, \vec{i}) \equiv T(\vec{d}, \vec{i})$$

If such a set $I$ exists, then it is universally smart for $T$, by definition. Therefore, a straightforward procedure for synthesizing universally smart inputs is to check the satisfiability of the above formula for any set $I$ of size 1, then 2, then 3, and so on. This approach can return a universally smart input set of minimum cardinality. Its drawback is that checking satisfiability of a $\exists \forall$ formula can be expensive.

**Greedy approach.** Here is a straightforward greedy procedure for constructing a universally smart set of inputs:

1. $I := \emptyset$
2. If $\text{USmart}_T(I)$ holds then return $I$
3. Else there exist coefficients $\vec{c}, \vec{d}$ and an input $\vec{i}$ such that $(\bigwedge_{j \in x} T(\vec{c}, \vec{j}) \equiv T(\vec{d}, \vec{j})) \land T(\vec{c}, \vec{i}) \neq T(\vec{d}, \vec{i})$
   Add $\vec{i}$ to the set $I$ and go to step (2)

Unlike the brute-force approach, this approach may not return a universally smart input set of minimum cardinality. But checking the validity of $\text{USmart}_T(I)$ can be cheaper because it avoids the existential quantifier on $I$.

**Manual approach.** Universally smart input sets can be inferred from the structure of a template. Therefore, they can also be defined manually while designing the template. A manually defined set $I$ can be verified for universal smartness using the predicate $\text{USmart}_T(I)$. If the verification fails, then the set can be used as the initial set for the greedy approach described above, which would then iteratively enlarge it and eventually return a universally smart input set. In the next section, we present sets of universally smart inputs found manually for some of our templates.

Note that universally smart input sets need to be constructed only once for each template, and can then be re-used for all the instruction instances (oracles) covered by each template. Synthesis with smart sampling is thus especially attractive when a template is repeatedly used for many instructions instances, as is the case in our context.

5. **Synthesis Templates for x86**

We discuss in this section how to partially automate the construction of a symbolic execution engine for the x86 processor instruction set using the synthesis techniques described in the previous sections. Specifically, we present 6 synthesis templates that together abstract the semantics of over 500 x86 instruction instances. These templates are expressed using bit-vector constraints for the conciseness and precision requirements discussed in Section 2.

The x86 processor has a complex instruction set architecture (CISC) with 8, 16 and 32 bit instructions. The instructions can be divided into three broad groups: ALU instructions, floating-point instructions and SIMD instructions. In this work, we only focus on ALU instructions since modern SMT solvers supporting the theory of bit-vectors provide the required building-blocks for expressing their semantics (concisely and precisely). Each x86 ALU instruction takes from 0 to 3 inputs and has 0 to 2 outputs, all being stored in either registers or memory locations. The size of the register and memory locations determines the size of the individual inputs and outputs. Typically, most instructions are “overloaded” and can be executed with 8, 16 or 32 bit inputs. Moreover, the execution of each instruction can also set or reset special boolean flags, called EFLAGS. In this work, we consider the 5 most commonly used flags: the carry flag CF, the overflow flag OF, the zero flag ZF, the sign flag SF, and the parity flag PF.

As explained in Section 2, when defining instruction instances, we ignore where the inputs and outputs are stored, and only consider their sizes. For any instruction instance, all its inputs are of size either 8, 16 or 32 bits. The output of each instruction instance is either one of the main outputs, whose size is either 8, 16 or 32 bits, or one of the flag outputs, which are all 1-bit in size. As an example, the instruction SHL corresponds to $3 \times 6 = 18$ instruction instances: for each size of 8, 16 and 32 bits, there are 6 instances, 1 for the main output and 5 for each of the flag outputs.

In order to define a few tractable synthesis templates that are abstract enough to cover the semantics of many x86 ALU instructions, we first consulted the Intel x86 instruction set reference manual. Based on a preliminary study, we partitioned the ALU instructions into 3 groups, based on similarities in their execution semantics.

1. **Bit-wise group** (BW) contains instructions that perform bit-wise operations, such as AND, OR, and XOR.
2. **Arithmetic group** (ARI) includes instructions that perform arithmetic operations, such as ADD, SUB, and MUL.
3. **Bit-Shift group** (BS) contains instructions that perform shift, rotate and bit-flip operations, such as SHL, ROL, and BTS.

For each instruction group, we define two templates: one for the main instruction instances, called the main template, and the other for the flag output instruction instances, called the flag template. Since, for a particular instruction, there are different instruction instances for the different sizes of inputs and outputs, we define synthesis templates that are parametric on the input and output size. From the Intel x86 specification, we learn that the flag outputs of an instruction often depend on the main output. For example, the zero flag is often set when the main output is zero. For this reason, we define each flag template as an extension of the main template for the corresponding instruction group: the flag template for an instruction is defined using a symbolic instruction encoding (a circuit) $C_{\text{main}}$ for the main output of the same instruction, and this circuit $C_{\text{main}}$ is synthesized first.

We now present the 6 templates. Throughout the description, we use $i_1, i_2, i_3$ to denote inputs, and $o_{\text{main}}, o_{\text{flag}}$ to denote the main and flag outputs, respectively. To simplify the presentation, each template $T$ is specified as a relation over the coefficients, inputs and output. In each case, the output is a (deterministic) function of the other parameters.

5.1 Templates for BW instruction instances

We now describe the main and flag templates for instruction instances in the BW group, which is the simplest of all 3 groups. The main and flag outputs depend only on two inputs $i_1, i_2$, which are both of the same size $s$. The main output $o_{\text{main}}$ is also always of size $s$.

**Main template.** For all BW instructions, we “guess” that the $i$th bit of the main output is the result of a certain bit-wise operation performed on the $i$th bits of the two inputs. Since there are at most 16 different bit-wise operations, i.e., 16 possible functions from 2-bit inputs to 1-bit outputs, the search space is small. For a given size $s$, each of the 16 bit-wise operations can be expressed as functions in the theory of bit-vectors, which we denote by $\text{BW}_s[i_1, \ldots, \text{BW}_s[i_2]$. Thus, we design the main template such that its concretizations are
and makes use of 2 operators provided by the theory of bit-vectors. The template formula $T\text{-BW}_{\text{main}}(c, i_1, i_2, o)$ is formally defined as

$$\bigvee_{0 \leq o \leq 15} (c = \alpha \land o_{\text{main}} = \text{BW}_o[s](i_1, i_2))$$

It has one coefficient $c$ which ranges over $\{0, \ldots, 15\}$. When $c = \alpha$, the template behaves as the concrete function $\text{BW}_o[s]$. The coefficient $c$ can thus be viewed as a “non-deterministic” choice; once the value of $c$ is fixed, the nondeterminism disappears.

Note that we first “guessed” the above template from a superficial (i.e., non detailed) reading of the Intel x86 spec. Later, the application of the synthesis algorithms discussed in the previous sections, including their sampling stages, confirmed in an automated way (see Sections 6 and 7) that the above template was indeed sufficient to abstract BW instructions.

**Flag template.** We now define the flag template using the circuit $C_{\text{main}}$, previously synthesized for the main output. From the specification manual, we learn that the flag output depends on the truth value of certain predicates over the inputs $i_1, i_2$ and the main output $o_{\text{main}} = C_{\text{main}}(i_1, i_2)$. We call each such predicate a factor. An example of a factor is $\text{msb}(i_1) = 0$ which denotes that the most significant bit of the first input $i_1$ is 0.

Given all the factors $\vec{F} := F_1, \ldots, F_n$, the flag circuit is essentially some function from the truth values of some of the factors to the set $\{0, 1\}$. Thus, we define the flag template such that its concretizations are all the possible functions from the truth values of the factors to the set $\{0, 1\}$. A general definition of such a template for the flag output $o_{\text{flag}}$ and coefficients $\vec{c} := c_0, \ldots, c_{N-1}$, where $N = 2^n$, is given by the formula $\text{ENUM}(\vec{c}, \vec{F}, o_{\text{flag}})$, defined as:

$$\begin{align*}
- & (\neg F_1 \land \ldots \land \neg F_n \land o_{\text{flag}} = c_0) \\
\lor & (\neg F_1 \land \ldots \land \neg F_{n-1} \land F_n \land o_{\text{flag}} = c_1) \\
\lor & \ldots \\
\lor & (F_1 \land \ldots \land F_n \land o_{\text{flag}} = c_{N-1})
\end{align*}$$

We now define the factors $\vec{F}_{\text{BW}} := F_1, \ldots, F_3$ used in defining the flag template $T\text{-BW}_{\text{flag}}$ for BW instructions.

$$\begin{align*}
F_1 & := \text{msb}(C_{\text{main}}(i_1, i_2)) = 1 \\
F_2 & := C_{\text{main}}(i_1, i_2) = 0 \\
F_3 & := \text{parity}(C_{\text{main}}(i_1, i_2)) = 1
\end{align*}$$

Here $\text{msb}$ and $\text{parity}$ are the most-significant-bit and parity operators provided by the theory of bit-vectors. The template formula $T\text{-BW}_{\text{flag}}(\vec{c}, i_1, i_2)$ is formally defined as $\text{ENUM}(\vec{c}, \vec{F}_{\text{BW}}, o_{\text{flag}})$ and makes use of $2^3 = 8$ coefficients ranging over $\{0, 1\}$.

5.2 Templates for ARI instruction instances

We now describe the main and flag templates for instruction instances in the set ARI. The main and flag outputs for these instructions only depend on the first two inputs $i_1, i_2$, which could be of different sizes, denoted by $s_1, s_2$ respectively. We use $s_o$ for the size of the main output. The flag outputs of ARI instructions not only depend on the main output but also on an internally computed overflow output, which gets discarded at the end of the computation. For instance, the carry flag after executing an ADD instruction is set whenever the overflow output is strictly greater than zero. We use $o_{\text{of}}$ to denote the overflow output, whose size is also $s_o$.

In order to define the flag template, we design our main template such that for each concrete value of the coefficients, we synthesize two functions $C_{\text{main}}$ and $C_{\text{of}}$ for the main and overflow outputs respectively. This is done by first extending the inputs to size $s_{\text{max}} := 2\max(s_1, s_2, s_o)$ and then applying them to some arithmetic operation (depending on the coefficients), as discussed below. This generates an output of size $s_{\text{max}}$, whose bits 0 to $s_o - 1$ are considered as the main output while bits $s_o$ to $2s_o - 1$ define the overflow output.

**Main template.** All ARI instructions perform standard arithmetic operations: addition, subtraction, multiplication and division. However, they differ in whether the inputs are considered signed or unsigned. We design the main template $T\text{-ARI}_{\text{main}}$ such that its concretizations covers all these possibilities.

The template has 5 coefficients denoted by $\vec{c} := c_0, \ldots, c_4$. Coefficients $c_0$ and $c_1$ range over $\{1, 2, 3\}$ and determine whether the inputs $i_1, i_2$ respectively must be sign-extended (case 1), zero-extended (case 2) or replaced with a constant (case 3). The constants used for the third case are the values of the coefficients $c_2$ and $c_3$, which both range over $\{0, \ldots, 2^{s_{\text{max}}} - 1\}$. The extended value of inputs $i_1, i_2$ are given by the expressions $i_1^{\text{ext}}, i_2^{\text{ext}}$ defined below:

$$\begin{align*}
i_1^{\text{ext}} & := \text{ITE}(c_0 = 0, \text{zExt}(i_1, s_{\text{max}}), \text{ITE}(c_0 = 2, \text{eExt}(i_1, s_{\text{max}}, c_2))) \\
i_2^{\text{ext}} & := \text{ITE}(c_1 = 1, \text{zExt}(i_2, s_{\text{max}}), \text{ITE}(c_1 = 2, \text{eExt}(i_2, s_{\text{max}}, c_3)))
\end{align*}$$

Here $\text{ITE}$, $\text{zExt}$ and $\text{eExt}$ are the if-then-else, zero-extend and sign-extend operators provided by the theory of bit-vectors.

Coefficient $c_4$ ranges over $\{1, \ldots, 7\}$ and determines the arithmetic operation that must be applied to the two inputs. The operations provided by the theory of bit-vectors are: addition $\text{add}$ (case 1), subtraction $\text{sub}$ (case 2), multiplication $\text{mul}$ (case 3), unsigned division $\text{div}$ (case 4), unsigned remainder $\text{rem}$ (case 5), signed division $\text{svdiv}$ (case 6), and signed remainder $\text{svrem}$ (case 7). For convenience, we write $\text{ARI}_1, \ldots, \text{ARI}_7$ to refer to these operations. If $c_4 = k$, then operation $\text{ARI}_k$ is applied to the extended inputs, and bits 0 to $s_o - 1$ of the output are considered as the main output of the instance. Thus, in summary, the template $T\text{-ARI}_{\text{main}}(\vec{c}, i_1, i_2, o_{\text{main}})$ is defined as

$$\bigvee_{1 \leq o \leq 7} c_4 = \alpha \land o_{\text{main}} = \text{ARI}_k(i_1^{\text{ext}}, i_2^{\text{ext}})[0, s_o - 1]$$

Once the coefficients $\vec{c}$ for the main template have been synthesized, we define the function for the overflow output as:

$$C_{\text{of}}(i_1, i_2) := \text{ARI}_k(i_1^{\text{ext}}, i_2^{\text{ext}})[s_o, 2s_o - 1]$$

Here $\alpha$ is the value of coefficient $c_4$ in $\vec{c}$ and $i_1^{\text{ext}}, i_2^{\text{ext}}$ are obtained by instantiating the concrete values of the coefficients $c_0, \ldots, c_3$ fixed in $\vec{c}$.

**Flag template.** As mentioned earlier, the flag template is built upon the circuits $C_{\text{main}}$ and $C_{\text{of}}$ for the main and overflow output respectively. Like $T\text{-BW}_{\text{flag}}$ the flag output for ARI instructions also depends on the truth value of certain factors defined over the inputs $i_1, i_2$, the main output $o_{\text{main}} = C_{\text{main}}(i_1, i_2)$ and overflow output $o_{\text{of}} = C_{\text{of}}(i_1, i_2)$. We therefore make use of the construction $\text{ENUM}(\vec{c}, \vec{F}_{\text{ARI}}, o_{\text{flag}})$ defined for flag output of BW instructions. The factors $\vec{F}_{\text{ARI}} := F_1, \ldots, F_3$ used in defining the flag template $T\text{-ARI}_{\text{flag}}$ for ARI instructions are defined as follows:

$$\begin{align*}
F_1 & := \text{msb}(i_1) = 1 \\
F_2 & := \text{msb}(C_{\text{main}}(i_1, i_2)) = 1 \\
F_3 & := \text{parity}(C_{\text{main}}(i_1, i_2)) = 1 \\
F_4 & := C_{\text{main}}(i_1, i_2) = 0 \\
F_5 & := C_{\text{of}}(i_1, i_2) = 2s_o - 1
\end{align*}$$

The template $T\text{-ARI}_{\text{flag}}(\vec{c}, i_1, i_2)$ is formally defined as $\text{ENUM}(\vec{c}, \vec{F}_{\text{ARI}}, o_{\text{flag}})$ and makes use of $2^7 = 128$ coefficients ranging over $\{0, 1\}$.

5.3 Templates for BS instruction instances

We now describe the main and flag templates for BS instructions. The main and flag outputs for these instructions depends on all three inputs $i_1, i_2, i_3$. While describing BS instructions we will call the inputs $i_1, i_2$ as the shift inputs and $i_3$ as the count input. The size of the shift inputs and the main outputs is the same and is denoted by $s$. The size of the count input is always 8 bits.
Main template. From the specification manual, we learn that the execution of all BS instruction instances share the following common properties. First, the count input is always used after bit-masking to the lower 5 bits (equivalent to a modulo(32) 32 operation). Second, for a fixed value of the count input, each bit of the main output is either fixed to 0 or 1, or is a specific bit of one of the two shift inputs. We use these two properties to design the main template $T\text{-}BS_{main}$. The main idea is to case split on the count input $i_c$ bit-masked to the lower 5 bits and then, for each value $\alpha \in \{0, . . . , 31\}$, use coefficients $c_{\alpha} := c_{\alpha,0}, . . . , c_{\alpha,s=1}$, each ranging over $\{0, . . . , 2s+1\}$, to determine the mapping between each of the $s$ bits of the output and the bits of the shift inputs. For a fixed value $\alpha$ of the (bit-masked) count input, the mapping is given by the relation $P_{\alpha}(c_{\alpha}, i_1, i_2, o_m)$ defined below

$$\begin{align*}
\bigvee_{0 \leq s \leq 31} & \begin{cases} 
(0 \leq c_{\alpha, \beta} \leq s - 1 \land o_m[\beta] = i_1[c_{\alpha, \beta}] 
\lor (s \leq c_{\alpha, \beta} \leq 2s - 1 \land o_m[\beta] = i_2[c_{\alpha, \beta} - s]) 
\lor (c_{\alpha, \beta} = 2s \land o_m[\beta] = 0) 
\lor (c_{\alpha, \beta} = 2s + 1 \land o_m[\beta] = 1) 
\end{cases}
\end{align*}$$

Template $T\text{-}BS_{main}(\vec{c}, i_1, i_2, i_3, o_m)$ is formally defined as

$$\forall 0 \leq s \leq 31 \exists 32 \alpha \land P_{\alpha}(c_{\alpha}, i_1, i_2, o_m)$$

It uses $32s$ coefficients, each ranging over $\{0, . . . , 2s + 4\}$.

Flag template. We now define the flag template using the circuit $C_{main}$ for the main output. From the specification manual, we learn that all the BS instructions set the flag output in a similar way: for a fixed count input value, the flag output is either a specific bit of one of the shift inputs, or is set based on the parity or zero-ness of the main output, or the xor of the most-significant bits of the first shift input and the main output, or is one of the constants 0 or 1. Thus we define the flag template $T\text{-}BS_{flag}$ such that its concretizations cover all the above cases.

For a fixed value $\alpha$ of the (bit-masked) count input, the template uses a coefficient $c_{\alpha}$ ranging over $\{0, . . . , 2s + 4\}$, to define the mapping between the shift inputs $i_1, i_2$ and the flag output $o_{flag}$. This mapping is given by the relation $I_{\alpha}_{flag}(c_{\alpha}, i_1, i_2, o_{flag})$ defined as

$$\begin{align*}
0 \leq c_{\alpha} \leq s - 1 \land o_{flag} = i_1[c_{\alpha}] 
\lor (s \leq c_{\alpha} \leq 2s - 1 \land o_{flag} = i_2[c_{\alpha}]
\lor c_{\alpha} = 2s \land o_{flag} = 1 \Leftrightarrow \text{parity}(C_{main}(i_1, i_2)) = 1) 
\lor c_{\alpha} = 2s + 1 \land o_{flag} = 1 \Leftarrow \text{parity}(C_{main}(i_1, i_2)) = 1) 
\lor c_{\alpha} = 2s \land o_{flag} = 1 \Leftrightarrow \text{parity}(C_{main}(i_1, i_2)) = 1)
\end{align*}$$

The flag template formula $T\text{-}BS_{flag}(\vec{c}, i_1, i_2, i_3, o_{flag})$ is formally defined as

$$\forall 0 \leq s \leq 31 \exists 32 \alpha \land P_{\alpha}(c_{\alpha}, i_1, i_2, o_{flag})$$

Altogether, the template uses 32 coefficients $\vec{c} := c_0, . . . , c_{31}$, ranging over $\{0, . . . , 2s + 4\}$.

4.4 Discussion and Summary

We presented 6 templates (3 for main outputs and 3 for flag outputs) that roughly abstract the semantics of a large number of ALU instructions. In this section, we discuss some key properties of these templates. We start by discussing universally smart input sets that we inferred manually from the structure of some of the templates, followed by a summary of the search space (size of the concretization set) and the circuit size (size of the circuits generated) for each template.

We now present universally smart inputs for the main templates $T\text{-}BW_{main}$ and $T\text{-}BS_{main}$, and smart inputs for the main template $T\text{-}ARI_{main}$ and a large subset of ARI instructions. As will be discussed in the next two sections, experiments with the procedure $\text{ DINputVal }$ show that this procedure performs reasonably well on all the flag templates, even for instructions with large (32 bits) input sizes, because of the structural simplicity (DNF formulas with few disjuncts) of the flag templates; therefore, we do not discuss smart inputs for those. In contrast, the procedure $\text{ DINputVal }$ has the worst performance on the $T\text{-}BS_{main}^\text{BS}$ template, for which the use of smart inputs is much more important. As an illustration, we explain the methodology used for arriving at a (single!) universally smart input for the template $T\text{-}BW_{main}$. The methodology for the other templates is similar.

As discussed in Section 5.1, the concretizations of the templates $T\text{-}BW_{main}$ are all the 16 possible bit-wise operations $\text{BW}_i$, each of which take two bits as inputs and return one bit as output. How many inputs are needed to uniquely identify any of those 16 $\text{BW}_i$ functions? The answer is 4 provided the 4 inputs cover all four possible combinations of 0 and 1, namely the set $\{(0,0), (0,1), (1,0), (1,1)\}$. Therefore, if a single pair of (bit-vector) inputs $i_1, i_2$, each of size $s$, for the template $T\text{-}BW_{main}$ covers these 4 boolean combinations, this single input pair $(i_1, i_2)$ is universally smart for the template. A sufficient condition for finding such an input pair is that there exist bit indices $k_1, k_2, k_3, k_4$ such that the set of bit pairs $\{(i_1[k_1], i_2[k_2]), \ldots, (i_1[k_3], i_2[k_4])\}$ is equal to the set $\{(0,0), (0,1), (1,0), (1,1)\}$. A pair of inputs that satisfies the above condition is $i_1 = 12, i_2 = 10$. Indeed, the bit-vector representations of these numbers are $i_1 = 12 = 0 . . . 01100, i_2 = 10 = 0 . . . 00101$, for any input size $s > 4$. Clearly the condition above is satisfied by the bit indices $0, . . . , 3$. Thus, the input set $I_{BW} := \{(10,12)\}$ is universally smart for the template $T\text{-}BW_{main}$.

We now give a set of universally smart inputs for the template $T\text{-}BS_{main}$. Due to space constraints, we only give the input set $I_{BS}$ for the template instantiated with size 8 bits. Recall from Section 5.3 that BS instructions take 3 inputs and therefore the set $I_{BS}$ is a set of triples $(i_1, i_2, i_3)$. It is defined as follows:

$$\begin{align*}
\{255,0, \alpha\} & \land 0 \leq \alpha \leq 31 \\
\{(1,1, \alpha)\} & \land 0 \leq \alpha \leq 31 \\
\{(170,170, \alpha)\} & \land 0 \leq \alpha \leq 31 \\
\{(204,204, \alpha)\} & \land 0 \leq \alpha \leq 31 \\
\{(240,240, \alpha)\} & \land 0 \leq \alpha \leq 31 
\end{align*}$$

The total number of inputs in the set $I_{BS}$ is $32 \times 5 = 160$. In general for size parameter $s$, we define a universally smart set of inputs of size $32 \times (log(s) + 2)$.

For the template $T\text{-}ARI_{main}$, we define a set $I_{ARI}$ of inputs which is smart for a large subset of ARI instructions. The set $I_{ARI}$ is defined as

$$\begin{align*}
\{(17,5), (200,59), (170, -59)\}
\end{align*}$$

This set is not universally smart for the template $T\text{-}ARI_{main}$ because the set was designed for an earlier version of the template which did not use the operations $\text{bdiv}$ and $\text{bsrem}$, which since then have been added and are currently handled by the values 6 and 7 of coefficient $c_4$. The earlier template was extended so that it could cover the main output of the instruction $\text{IDIV}$ and a few other instructions. For the current template, we verified by running the smart inputs check (definition 2), that the set $I_{ARI}$ is still smart for the current template and all ARI instructions except $\text{DIV}, \text{DIV,CWD}, \text{CWE}, \text{CDQ}$. It would be interesting to explore how the set $I_{ARI}$ can be augmented to a universally smart set using the "greedy" approach described in Section 4. In practice, as validated by our experiments, the set $I_{ARI}$ is a good initial set for seeding the $\text{ DINputVal }$ procedure, and sufficient for our purposes (see Section 7).
Template summary. In Figure 4, we present a summary of the Search space and Circuit size for all the templates. The values for each of these properties are expressed as functions of the size $s$.

For the main template $T-BW_{\text{main}}$, the size of the search space is $16$, which is the number of possible bit-wise operations, and the circuits generated are always of constant size as they are just one of the bit-wise operations. The flag template $T-BW_{\text{flag}}$ has a search space of size $2^2$, which is the number of functions from 3 bits (from the 3 factors) to 1 bit. The circuits generated are again of constant size, in particular equal to the size of the formula $\delta(\vec{P}_{BW},0_{\text{flag}})$. The main template $T-ARF_{\text{main}}$ has a search space of size $21 \times 2^{2s}$, the $2^{2s}$ factor comes from the third and fourth coefficients which vary over $\{0,...,2s-1\}$. The circuits generated are again of constant size. The flag template $T-ARF_{\text{flag}}$ has a search space of size $2^{2s}$, which is the number of functions from 7 bits (from the 7 factors) to 1 bit, and the circuits generated are again of constant size. The main template $T-BS_{\text{main}}$ has a search space of size $(2s+2)2^{32}$, since it has 32 coefficients ranging over $\{0,...,2s+1\}$. The circuits generated are of size $O(s)$ as each bit of the output is described individually using a separate circuit. The flag template $T-BS_{\text{flag}}$ has a search space of size $(2s+5)2^{32}$, as there are 32 coefficients ranging over $\{0,...,2s+4\}$, and the circuits generated are of constant size.

6. Experimental Results

We report results of experiments performed with the synthesis algorithms and templates presented in the previous sections. All experiments were performed on a x86 HP xw4400 PC with a 32-bit 2.4GHz Intel Core2 processor, 2Gb of RAM and running Windows Vista. We used the Z3 [3] SMT solver for implementing all the synthesis algorithms.

We present results of detailed experiments for 3 instructions, each covered by a different synthesis template: ADD with template $T-BW_{\text{main}}$, MUL with template $T-ARF_{\text{main}}$, and SHL with template $T-BS_{\text{main}}$. For each instruction, we consider their 8-bit, 16-bit and 32-bit versions to measure the impact of I/O sizes. In all the following experiments, the maximum number of failed verification samples (i.e., $|S_{\text{fail}}|$ in Figure 1) is set to 10: when 10 samples have failed to be verified, the verification stage stops and those samples are fed back to the synthesis stage.

Figure 5 presents results obtained using the synthesis algorithm $\text{ExhaustVal}$ and for various synthesis sample set sizes $n_{\text{syn}}$ as defined in Figure 1. The exhaustive verification part of Procedure $\text{ExhaustVal}$ does not scale to the 16-bit and 32-bit versions of those instructions (which each take two inputs of that size), so no results are presented for those cases. The number $\text{S-Iters}$ of synthesis iterations is given in the third column. The overall time (in ms) required to synthesize a verified circuit is given in the last column. The best runtime for an instruction is highlighted in boldface.

For MUL8, the best runtime is obtained with $n_{\text{syn}} = 10$ as 10 random synthesis samples are sufficient to identify the correct circuit, so more samples are not necessary. For SHL8, starting with 10 or 100 random synthesis samples requires several expensive synthesis iterations, while $n_{\text{syn}} = 10^3$ converges faster to the correct circuit. For ADD8, all the runtimes are very close, and the differences are insignificant with respect to the overall runtime.

Figure 6 presents results obtained with the Procedure $\text{DInputVal}$ of Section 3.3, for various numbers of synthesis samples $n_{\text{syn}}$ and verification samples $n_{\text{ver}}$. The number of distinguishing-input checks is given under the column $\text{D-Iters}$. The best overall time for any given instruction is again highlighted in boldface.

For MUL8, the best runtime obtained is $n_{\text{syn}} = 10$ and 10 random synthesis samples are sufficient to identify the correct circuit in one iteration ($\text{S-Iters}=1$) with a single passing distinguishing-input check ($\text{D-Iters}=1$), and the fastest runtime is achieved with the fewest verification samples ($n_{\text{ver}} = 10^2$). Note that for MUL16 and MUL32 with $n_{\text{syn}} = 10^3$, the synthesis algorithm runs out of memory (denoted by “OOM”) and is unable to generate a circuit.

For SHL, the best times are achieved with $n_{\text{syn}} = 10^3$ and the smallest number of verification samples ($n_{\text{ver}} = 100$) we consider. For smaller numbers of synthesis samples, the $\text{DInputVal}$ synthesis algorithm requires several synthesis stages and sometimes feedback from several distinguishing-input checks, which are expensive and increase overall runtime. (As an extreme example not shown in the figure, with $n_{\text{syn}} = 0$ and $n_{\text{ver}} = 100$, the $\text{DInputVal}$ algorithm times out after 12h for SHL32.) With a larger set of synthesis samples ($n_{\text{syn}} = 10^4$), the $\text{DInputVal}$ algorithm takes more time, or runs out of memory in the SHL32 case.

Figure 7 presents in its last column the runtimes obtained with the smart sampling synthesis algorithm $\text{SmartVal}$ of Section 4. These results are compared to the best times obtained with the two other algorithms as reported in Figures 5 and 6. The speed-up obtained by an algorithm compared to the one to the immediate left is indicated by the symbol $\div$. In our experiments, the $\text{SmartVal}$ algorithm is between 11 to 68 times faster than the $\text{DInputVal}$ algorithm, which is itself between 9 to 551 times faster than the $\text{ExhaustVal}$ algorithm when the latter is applicable (i.e., in the 8-bit case only).

7. Overall Results, Lessons Learned, Limitations

Using the 6 templates presented in Section 4 and their associated smart inputs, we can automatically synthesize bit-vector circuits for 534 x86 instruction instances (8/16/32-bits, outputs, EFLAGS) in less than two hours on the regular machine described in the previous section (2Gb of RAM, 2.4GHz processor). We used the $\text{SmartVal}$ algorithm whenever possible, i.e., whenever a set of universally smart inputs is available, and used the $\text{DInputVal}$ algorithm otherwise (e.g., for all EFLAG circuits) still seeded with the smart inputs defined for that instruction family. We also used a verification stage with 1000 random verification samples for each circuit.
The Intel x86 reference manual often defines the semantics of x86 instructions. Instructions covered include SHL, SHR, SAR, SAL, SHLD, SHRD, ROL, ROR, RCL, RCR, BT, BTR, BTS, BSWAP, AND, OR, XOR, TEST, NOT, NEG, XADD, ADD, SUB, INC, DEC, MUL, IMUL, DIV, IDIV, CWD, CDQ, CBW, MOVZX, MOVsx, CMPXCHG.

During the course of this work, we discovered several interesting and sometimes surprising details about the semantics of x86 instructions. The Intel x86 reference manual often defines the semantics of x86 instructions, partially, leaving some corner cases “undefined.” In contrast, our automatic synthesis approach gives a precise semantics to all x86 instructions on the processor which is sampled, uncovering sometimes seemingly bizarre behaviors. As an example, the Intel specification says that the carry flag CF is undefined after a ROR8 instruction when the count argument modulo 8 is 0; on an Intel XEON3.7 processor, the CF flag is actually set to 0 when the count argument is 0 and to 1 when the count argument is 16, 24 or 32. As another example, the Intel spec says that the OF flag of an ADD instruction is set “according to the result” (i.e., the output); however, on an Intel XEON3.7 processor, the OF flag is 1 only when the XOR of the most-significant bit of the two inputs is the negation of the most-significant bit of the output.

We also discovered cases where observed behaviors contradict the x86 reference manual (which is unsurprising given the size and complexity of the spec). For instance, we discovered by accident while debugging our template T-ARR[16] that the overflow flag OF should be set to 0 after executing IMUL[8] with 65 and 254 as inputs according to the Intel spec, while the OF flag is actually set to 1 after the execution of this instruction with those inputs on an Intel XEON3.7 processor.

Moreover, we discovered, again by accident, that the semantics of instruction varies across Intel processors. For instance, on an Intel XEON3.7 or Core2 or i7 M620 processors and in accordance with the x86 spec, executing instructions ROL, SHL or SHR does not set the overflow flag if the count argument is not 1. However, on an Intel i7-2620M processor (HP EliteBook 2760p, 2.7Ghz, 8Gb RAM, 64-bit processor), the OF flag is set to 1 even for certain cases when the count argument is greater than 1. Our template T-BS[flag] is actually unable to capture this behavior, which is why we detected these corner cases.

Finally, and unsurprisingly, we also discovered several errors in previous manually-written x86 instruction handlers used in the whitebox fuzzing SAGE [5].

Our current implementation has several limitations. First, instructions like DIV crash (trigger an error) on certain inputs, for instance when the quotient is larger than the output range. Currently, we use manually-written input preconditions to prevent such cases from occurring during synthesis. Such preconditions should be used as “active checkers” [4] during symbolic execution to check whether those error cases can be triggered during program analysis. In the future, those preconditions could be synthesized automatically by generating a special additional ERROR output. Second, instructions like SHL leave the flags ZF, PF and SF “unchanged”.

Figure 6. Synthesis using Procedure DInputVal.

Figure 7. Synthesis using Procedure SmartVal: runtime (in msecs) and comparison

![Table](https://via.placeholder.com/150)

<table>
<thead>
<tr>
<th>Instr</th>
<th>Exhaust</th>
<th>DInput</th>
<th>Smart Samp</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADRS</td>
<td>26478</td>
<td>48 (-501)</td>
<td>3 (+10)</td>
</tr>
<tr>
<td>ARD10</td>
<td>-</td>
<td>55</td>
<td>4 (+14)</td>
</tr>
<tr>
<td>ARD12</td>
<td>-</td>
<td>55</td>
<td>4 (+14)</td>
</tr>
<tr>
<td>MUL8</td>
<td>32462</td>
<td>189 (+172)</td>
<td>17 (+11)</td>
</tr>
<tr>
<td>ROL16</td>
<td>-</td>
<td>609</td>
<td>20 (+30)</td>
</tr>
<tr>
<td>ROL32</td>
<td>-</td>
<td>1997</td>
<td>29 (+68)</td>
</tr>
<tr>
<td>SBL8</td>
<td>181857</td>
<td>21501 (+9)</td>
<td>867 (+25)</td>
</tr>
<tr>
<td>SBL16</td>
<td>-</td>
<td>250105</td>
<td>8064 (+31)</td>
</tr>
<tr>
<td>SBL32</td>
<td>-</td>
<td>4382472</td>
<td>303970 (+14)</td>
</tr>
</tbody>
</table>
when the count operand is 0, therefore those flags should also be considered as inputs in those cases. This is not currently handled by our template $T\cdot BS^{flag}$.

8. Other Related Work

Synthesizing transfer functions for embedded processors.

The closest work to our work is [18] which presents a system for automatically synthesizing transfer functions for embedded processor instructions, which can be used for static analysis of embedded object code. This prior work synthesizes transfer functions in a given abstract domain (like intervals or bit-wise domain) and therefore performs a sound over-approximation of the concrete semantics. In contrast, our goal is to automatically synthesize a bit-precise symbolic representation of the concrete semantics. The approach used in [18] involves building a complete truth table by exhaustively sampling the processor, lifting the table to the abstract domain and then encoding it using BDDs. Due to the exhaustive sampling, this approach does not scale beyond 8-bit instructions. Moreover, the BDD encodings are often too large (several Kbs) to satisfy our conciseness requirement, which is imperative in our context to allow for bit-precise symbolic execution of long program execution traces as is needed for whitebox fuzzing [5]. In follow-up work, [17] develops another technique that assumes a structural constraint on the function being synthesized (analogous to template-based synthesis) and scales to larger instructions. However, the synthesized functions are again for certain abstract domains. Another difference with our work is that [17] generates abstract transfer functions using a simple custom brute-force solver, whereas we encode our templates as logic formulas in the theory of bit-vectors and carry out the search using an SMT solver.

Connection to machine learning.

There is a close connection between the notion of universally smart inputs for a template and the notion of “teaching dimension for a concept class” [6]. Informally, the teaching dimension of a concept class (consisting of classifiers) is the minimum number of samples that a teacher must reveal in order to uniquely identify any concept in the class. The paper [6] investigates upper and lower bounds on the teaching dimension and its relation to structural properties of a concept class. Function templates can essentially be thought of as concept classes (concepts being the functions represented as relations over inputs and outputs). These results on teaching dimension shed light on the connection between templates and the set of universally smart inputs, and on the complexity of automatically synthesizing the smallest set of universally smart inputs. Another interesting (and related) connection that we plan to explore further in the future is that between the descriptive complexity [10] of a template and the size of the smallest set of universally smart inputs.

Template-based synthesis.

In the last few years, there has been a large amount of work on automated synthesis using deductive techniques. A central theme of all these techniques is to express the synthesis problem as a search problem over a restricted space. The restricted space is defined either using a template [23, 24], or using a sketch [20, 21], or using a set of building blocks [8, 12], or using a restricted language [7, 11]. The synthesis techniques used in this paper are inspired from and build upon this prior work. The unique challenges associated with our specific application domain were the lack of an initial specification and the lack of a formal verification oracle.

Black-box analysis of processors/assemblers.

Another area of recent related work is work on designing and testing CPU emulators [13–15], especially for x86 processors. The goal of this work is to test whether an emulator faithfully mimics all aspects of the processor, including various addressing modes, privilege levels and clock cycles per instruction. [13] uses the architecture specification as the starting point for determining what instruction operand combinations are valid, and then intelligently modifying and testing each combination with various possible “edge case” values. On the other hand, [14] uses the CPU as the oracle to determine what byte sequences represent valid instructions and how instructions are encoded. The valid byte sequences are then run with various memory and register states. In the same spirit, [9] presents a technique for testing and reverse engineering assemblers for a given architecture, by testing them with permutations of assembly code and then decoding the output. The main relation with our work is the idea of analyzing a black-box system by strategically testing its interface and then inferring internal properties of the system from the outputs.

Acknowledgments

We thank David Molnar for suggesting the problem addressed in this work, Sumit Gulwani for helpful comments on program synthesis, and Ella Bouimanova for interesting discussions on x86 semantics.

References


