Asynchronous Programs with Prioritized Task-Buffers

Michael Emmi  
LIAFA, Université Paris Diderot  
Paris, France  
mje@liafa.jussieu.fr

Akash Lal  
Microsoft Research  
Bangalore, India  
akashl@microsoft.com

Shaz Qadeer  
Microsoft Research  
Redmond, WA, USA  
qadeer@microsoft.com

January 1, 2012  
Technical Report  
MSR-TR-2012-1

Formal programming models are designed to identify and isolate key features in programs. For example, pushdown systems are a natural (and popular) model for sequential recursive programs that isolate the call-return semantics of procedure calls. Isolating features allows an analysis to focus on the key challenges. For concurrent programs, the model of multithreading can sometimes be too general. Consequently, previous work [26] has proposed a model of asynchronous programming where tasks (unit of computation) can be posted to a task buffer and are then executed in a nondeterministically chosen, but serial, order from the buffer.

Guided by real-world applications of asynchronous programming, we propose a new model that enriches the asynchronous programming model by adding two new features: multiple task-buffers and multiple task-priority levels. In our model, tasks can reside in multiple buffers and are served in priority order. Our model allows non-serial execution: tasks with higher priority can preempt tasks with a lower priority, and tasks obtained from different buffers can freely interleave with each other. Modeling these features allows analysis algorithms to detect otherwise uncaught programming errors in asynchronous programs due to inter-buffer interleaving and task-interruption, while correctly ignoring false errors due to infeasible out-of-priority-order executions.

We also give an algorithm for analyzing this new model. Given bounds $K_1, K_2 \in \mathbb{N}$ that restrict inter-buffer task interleaving and intra-buffer task reordering, we give a code-to-code translation from programs in our model to sequential programs, which can then be analyzed by off-the-shelf sequential-program analysis tools. For any given parameter values, the sequential program encodes a subset of possible program behaviors, and in the limit as both parameters approach infinity, the sequential program encodes all behaviors. We demonstrate the viability of our technique by experimenting with a prototype implementation. It is competitive with state-of-the-art verification tools for concurrent programs. Our prototype is able to correctly identify programming errors in simplified asynchronous Windows device driver code, while ignoring infeasible executions.
1. Introduction

Users of interactive computer systems expect little or no latency in an application’s ability to react to their actions. For instance, when interacting with a graphical user interface (GUI), one expects an instant reaction for each mouse click and key stroke, despite the long running computation the application may be performing. Similarly, one expects a web server to reply to each HTTP request immediately, despite the thousands of concurrent requests the server may be handling. To ensure such low-latency behavior, the modern operating systems on which these applications run provide mechanisms to break and parallelize applications’ sequential control flow. Hardware events initiate software handlers which interrupt the currently-executing process, e.g., ensuring each keystroke is communicated to the application immediately. In multi-processing systems, logically disjoint tasks are executed in parallel, e.g., to divide the processing of distinct HTTP connections across several cores or processors.

Traditionally such reactive software systems have been designed as shared-memory multi-process or multi-threaded programs. Whether executing on a single or across multiple processors, a collection of software threads—each essentially behaving as recursive sequential programs—execute concurrently, interleaving their read and write accesses to shared memory. Though simple to state, such a concurrent programming model is complex due to the many possible intricate interactions between threads. Such complexity is troublesome for the designer who must predict and prevent undesirable thread interleavings by adding synchronization such as atomic locking instructions. This job is particularly difficult given that over-synchronizing, e.g., by protecting all transactions by a single global lock, hampers reactivity and destroys opportunities for parallelization. Furthermore, the non-deterministic nature of such interleaving semantics is the root cause of Heisenbugs, i.e., programming errors that manifest themselves rarely, and are often very difficult to reproduce and repair.

In reaction to the difficulty of multi-threaded programming, reactive software systems designed according to the asynchronous programming model [9,11,26] have gained much traction. An asynchronous program divides cumulative program behavior into short-running tasks. Each task behaves essentially as a recursive sequential program, which in addition to accessing a memory shared by all tasks can post new tasks to task-buffers for later execution. Tasks from each buffer execute serially, one after the other: when one task completes, another task is taken from the buffer and run to completion. To program a reactive system the designer simply must ensure that no single task executes for too long to prevent other, possibly more urgent, tasks from executing. Figure 1 illustrates the general architecture of asynchronous programs.

Due to the relative simplicity, asynchronous programming is becoming a particularly appealing way to implement reactive systems. Asynchronous programming has seen widespread adoption in recent years by desktop applications, servers, and embedded systems alike. The Javascript engines of modern web browsers [10], Grand Central Dispatch in MacOS and iOS [2], Linux’s work-queues [27], and deferred procedure calls in the Windows kernel [21] are all based on asynchronous programming. Even in the single-processing setting (i.e., without any parallelism) asynchrony frameworks such as Node.js [6] are becoming widely used to design extremely scalable (web) servers.

Despite the relative simplicity of asynchronous programming, concurrent programming errors are still possible. Since programmers are often required to restructure long-running tasks into a sequence of short-running tasks \( t_1, \ldots, t_i \), other tasks executing between some \( t_j \) and \( t_{j+1} \) may interfere with \( t_i \)’s intended atomic computation. Furthermore, tasks executing across several task-buffers (e.g., on a multi-core processor) are not guaranteed to execute serially, and may interfere their accesses to shared memory. Formal reasoning about concurrent program behavior is thus still crucial to prevent costly programming errors.

In order to analyse asynchronous programs, we propose a formal model to capture concurrency in real-world asynchronous systems. In our model, each task has an associated priority level, and tasks execute from and post to multiple task-buffers. Tasks from each buffer execute serially, one after the other, posting new tasks to the same buffer from which they were taken, but tasks of distinct buffers may interleave. (Initially, each task-buffer contains at least one initial task.) When one task completes, a highest-priority pending task is taken from its buffer and begins executing. At any moment when a task \( t_1 \) posts a higher-priority task \( t_2 \), \( t_1 \) is suspended to execute \( t_2 \). When there are no more remaining tasks with higher priority, \( t_1 \) resumes execution. The number of priority levels and task-buffers are both finite and statically determined. Furthermore, tasks taken from one task-buffer may not post tasks to another; the only inter-buffer communication occurs though shared-memory.

Our model extends previous formal model of asynchronous programs proposed by Sen and Viswanathan [26] to more accurately capture the concurrency in real-world asynchronous programs [4]. Without accounting for priorities, the previous model permits priority-order breaking executions which can never arise in the actual system being modeled. By considering a single task-buffer, the previous model excludes inter-buffer task interleavings which can arise in actual systems. In the context of formal verification, the former leads to falsely detected errors, while the latter leads to uncaught errors.

We also give an algorithm for analyzing programs that follow our model. The state-reachability problem for finite-data programs with a single task-buffer and single priority level is decidable [19,26]. It remains decidable in the presence of multiple levels, though highly complex [3]. Extending orthogonally to multiple interleaving task-buffers renders the problem undecidable: recursive multi-threaded programs are easily captured. Nevertheless, we believe the multiple task-buffer asynchronous model is important enough to be distinguished from the multi-threaded model for two reasons. First, encoding an asynchronous program with multiple prioritized task-buffers as a multi-threaded program requires adding additional state and synchronization to ensure (a) same-buffer tasks do not interleave, and (b) only highest-priority tasks from each buffer may execute. Encoding these constraints with general-purpose synchronization mechanisms disregards the more declarative program structure, and leads to inefficient program exploration (as shown by our experiments). Second, by leveraging the intentional structure of concurrency in the actual program, we can derive useful heuristics for prioritized program exploration. For example, following the premise of context-bounding [22,24], we benefit by exploring program executions with relatively few intra-buffer task reorderings (without directly restricting the number of tasks executed).
In the spirit of exploiting the structure of asynchronous programs, we develop a parameterized program analysis by reduction to sequential program analysis. The analysis parameters \( K_1 \) and \( K_2 \) restrict the amount of interleaving between tasks of different buffers \( \{K_i\} \) and reordering between tasks of the same buffer \( \{K_i\} \); as we increase \( K_2 \) (resp., \( K_2 \)) our analysis explores more and more inter-buffer task interleavings (resp., intra-buffer task reorderings); in the limit as both \( K_1 \) and \( K_2 \) approach infinity, our encoding encodes all valid executions. For any given parameter values, we succinctly encode a limited set of asynchronous executions as executions of a non-deterministic sequential program with a polynomial number (in \( K_1 \) and \( K_2 \)) of additional copies of shared variables. Our encoding is compositional in the spirit of existing sequential program reductions \([6, 7, 13, 17]\), in that each task-buffer’s execution is explored in isolation from other task-buffers, and the task-buffers themselves are not explicitly represented. Such compositionality sidesteps the combinatorial explosion that would arise by keeping the local-state of other buffers’ tasks, and by explicitly representing the contents of even a single task-buffer. Our reduction happens in two steps. First, in Section 4, we reduce asynchronous programs with multiple task-buffers to asynchronous programs with a single task-buffer, while preserving task priorities. We accomplish this by a code-to-code translation that introduces \( K_1 \) copies of shared variables. Each copy stores the value at which a task resumes after being preempted by other buffers’ tasks; these values are initially guessed, and later validated. Interleavings with other task-buffers are thus simulated locally by moving to the next shared variable copy. In the second step (Section 5), we reduce single-buffer asynchronous programs with task priorities to sequential programs. We again accomplish this by a code-to-code translation, though in this translation we also introduce copies of shared variables for each priority level. Since our translation targets a sequential program without explicitly representing the task-buffer, each asynchronous task post is roughly translated as a synchronous procedure call. As posts to lower-priority tasks are not allowed to execute immediately, we use the extra shared variable copies to summarize their execution, postponing their effects until later.

This paper makes the following contributions:

- Motivated by our investigation into the concurrency arising in real-world desktop, server, and embedded asynchronous software (Section 2), we introduce a model of asynchronous programs with multiple task-buffers and task priorities (Section 3) that can naturally express the concurrency in these applications.
- We propose an incremental parameterized analysis technique for asynchronous programs by a two-step reduction to sequential programs (Sections 4 and 5).
- We demonstrate that our analysis is relatively easy to implement and efficient in practice. We have written a prototype implementation for bounded veriﬁcation of asynchronous C programs (Section 6). Our tool is able to discover errors in our case studies, without imprecisely reporting false errors which would be detected by analyses based on existing asychrony models.

By translating asynchronous programs to sequential programs, we allow the many existing sequential-program analysis tools to be lifted for (underapproximate) analysis of asynchronous programs. Moreover, our translation is agnostic to datatypes present in the program, and is thus able to target analyses that support arbitrary data-domains, e.g., Boolean programs, programs with integers, or lists, etc.

2. Asynchronous Programming in Practice

In order to build practical verification and debugging tools, we desire to formally specify the program behaviors that occur in active software systems. To better understand why existing formal programming models are inadequate, we examine two real-world applications: hardware-software interaction in the Windows operating system, and asynchronous multi-processing in the Apache web server.

2.1 Hardware-Software Interaction in the Windows Kernel

The primary mechanism for ensuring high-performance hardware interaction in the Windows kernel is priority interrupt levels. In the following discourse, we focus on three levels in decreasing priority order—DEVICE_LEVEL, DISPATCH_LEVEL, and PASSIVE_LEVEL.

At the DEVICE_LEVEL run the software “interrupt service routines” (ISRs). A Boolean-valued “interrupt line” connecting the device to a processor core triggers a fixed ISR: when a core’s interrupt line is raised, and an ISR is not currently running, the currently-running code is interrupted to execute the ISR. Since DEVICE_LEVEL routines prevent any other code, including the scheduler, from executing, DEVICE_LEVEL routines should execute in a very short period of time, delegating remaining computation to an asynchronous “deferred procedure call” (DPC). The Windows kernel maintains a queue of pending DPCs and periodic invocations of the Windows scheduler, and executes each one-by-one at DISPATCH_LEVEL until completion, until the queue is empty. Normal applications run at PASSIVE_LEVEL, and thus, only execute when the DPC queue is empty. Like DEVICE_LEVEL code, DPCs should not sleep or block waiting for I/O; instead they should either continue to defer future work by queuing another DPC, or delegate the work to a PASSIVE_LEVEL thread. Although DPCs are guaranteed not to interleaver with other DPCs nor application threads on the same core, DPCs may execute concurrently with ISRs, DPCs, the Windows scheduler, and threads, of other cores.

Besides bringing reactivity, the priority-level scheme provides synchronization for devices’ shared data. Since code above PASSIVE_LEVEL executes atomically without preemption by same- or lower-level code, raising from PASSIVE_LEVEL to DISPATCH_LEVEL synchronizes device accesses on a single-core.

Our model can precisely capture these aspects of Windows by assigning each task one of the three priority levels, and by dividing code from separate cores into separate task-buffers. In order to capture arbitrary interleaved interaction between hardware and software, we can designate a separate task-buffer for a single spinning hardware-simulating task. Note that ignoring priorities can result in false data-race errors on device-data protected with level-based synchronization, and ignoring multiple buffers will miss real errors due to interleaving across separate cores (or with the hardware).

2.2 Multi-Processing in Apache via Grand Central Dispatch

In a recently-released software patch, the once multi-threaded Apache web server has been redesigned as an asynchronous program using the libdispatch concurrency framework \([1]\). In the updated architecture, the application begins by creating a number of concurrently-executing connection-listener objects, each maintaining a separate queue of incoming connection requests. Each listener handles connection requests by creating a new connection object, which besides storing all data relevant to a given client connection, maintains a queue of tasks pertaining to the connection.

Client activity on the low-level network socket triggers additional connection-processing tasks to be placed on the queue. Tasks spurred by periodic timers and server replies are also placed on the queue. Importantly, the tasks manipulating the data of any given connection are placed in the same task-queue, although the connection-listening

\(^1\) DEVICE_LEVEL is really a family of levels to which each device maps. Here we consider a generic device mapped to a single level.
tasks responsible for initializing new connection data are distributed across several queues.

The underlying concurrency manager, called Grand Central Dispatch (GCD), is responsible for executing tasks from the various queues. GCD ensures that each task from a queue executes only after the previous task has completed. Concerning Apache, this ensures that at most one task per connection executes at any moment, and allows several tasks from the same connection to erroneously interleave their shared-memory accesses.

For any finite number of connections and listeners, our programming model accurately captures the possible executions, by associating a task-buffer to each connection and connection listener. Existing formal models do not suffice. Single-buffer asynchronous programs could not capture potentially unsafe interleaving between connections and between connection-listeners; without adding extra synchronization, multi-threading allows tasks of the same connection to erroneously interleave their shared-memory accesses.

2.3 Abstraction of Task-Buffer Order

These systems fit well into our programming model with one caveat—we abstract the FiFo-ordered queues by unordered buffers. We believe this is justified for two reasons. First, algorithmic formal reasoning about processes accessing unbounded ordered queues remains a difficult problem. Second, our understanding of these particular systems leads us to believe that while the FiFo semantics is important to ensure fairness and reactivity, key safety properties may not rely on the order. Of course, this is not a technical limitation—once we can encode the FiFo order using shared-memory synchronization if required (but at the cost of introducing significant complexity).

3. Asynchronous Programs

We consider a programming model in which computations are divided into tasks. Each task has a fixed priority-level and a task-buffer associated with it, and behaves essentially as a recursive sequential program. Besides accessing a global memory shared by all other tasks, each task can post additional tasks to its task-buffer for later execution. Same-level tasks from each buffer execute serially, one after the other, yet are interrupted by higher-level tasks, and the task chosen to execute when another task completes.

For any finite number of connections and listeners, our programming model accurately captures the possible executions, by associating a task-buffer to each connection and connection listener. Existing formal models do not suffice. Single-buffer asynchronous programs could not capture potentially unsafe interleaving between connections and between connection-listeners; without adding extra synchronization, multi-threading allows tasks of the same connection to erroneously interleave their shared-memory accesses.

A multi-buffer (resp., single-buffer) program is a program with (resp., without) yields. A program in which the first statement of each posted procedure is while * do yield is called recordable, a program in which the yield statement does (resp., does not) occur otherwise (including transitively called procedures) is called preemptive (resp., non-preemptive), and a program without yield or yield statements is called scheduler-dependent. Intuitively, a scheduler-dependent program is deterministic modulo nondeterminism in the sequential statements (e.g., arising by using the * operator in if-then-else statements), and modulo the possibly nondeterministic choices made at task-discard points; in a reaversable program, any dispatched task can immediately re-become pending. A sequential program is one without post, yield, and yield statements.

Each program P declares a single shared type-T global variable g, and a sequence of procedures named p1, ..., pn ∈ Procs*, each p having single type-T parameter 1 and a top-level statement denoted sp. The set of program statements s is denoted Stmts. Furthermore, each program P declares N parameter-less initial procedures named main(0), main(1), ..., main(N − 1), which are never posted nor called; we will assume an initial frame of main(n) is initially pending for each task-buffer n ∈ N. Intuitively, a post m p e statement is an asynchronous call to a procedure p with argument e to be executed at priority level m. The yield statement transfers control to a same-priority level pending task of the same task-buffer,
and the \textit{yield} statement transfers control to a task from another task-buffer. The \textbf{assume} \textit{e} statement proceeds only when \textit{e} evaluates to \texttt{true}; we will use this statement to block undesired executions in subsequent reductions to sequential programs.

The programming language we consider is simple, yet very expressive, since the syntax of expressions is left free, and we lose no generality by considering only single global and local variables. Appendix\textsection{A} lists several syntactic extensions, which easily reduce to the syntax of our grammar, and which we use in the source-to-source translations of the subsequent sections. Additionally, hardware interrupts and lock-based synchronization can be encoded using global shared memory; see Sections\textsection{3.3 and 3.4

### 3.2 Program Semantics

A \textit{(procedure-stack)} frame \textit{f} = (\ell, s, m) is a current valuation \textit{\ell} \in Vals to the procedure-local variable 1, along with a statement \textit{s} to be executed, and a priority level \textit{m} \in M. (Here \textit{s} describes the entire body of a procedure \textit{p} that remains to be executed, and is initially set to \textit{g}'s top-level statement \textit{s}_0.) The set of frames is denoted Frames \textequiv Vals \times Stmts \times M. A sequence \textit{t} = f_1 \ldots f_n of frames is called a task (\textit{f}_1 is the top-most frame), and the set of tasks is denoted Tasks. The level (resp., base level) of a task \textit{t}, denoted by level(\textit{t}) (resp., base(\textit{t})), is the level of \textit{t}'s topmost (resp., bottommost) frame, and -1 when \textit{t} = \texttt{e}.

Since we consider a cooperative multitasking model, where control transfers between buffers and between tasks of the same buffer are explicit, our operational model need only consider a single currently executing task of a single buffer at any moment. When higher-level tasks of the same buffer interrupt a lower-level task, our model simply adds the higher-level task's frame to the top of the current procedure stack. We thus represent each task-buffer \textit{n} \in N by a currently-executing active task \textit{a}(\textit{n}) \in \text{Tasks} of pending tasks, and we define a \textbf{configuration} \textit{c} = (g, n, a(\textit{n}) \rightarrow T) as a valuation \textit{g} of the global variable \textit{g}, along with a currently active task-buffer \textit{n} \in N, an active task \textit{a} : N \rightarrow Tasks per buffer, and a multiplet of pending tasks \textit{b} : N \rightarrow M[\text{Tasks}] per buffer.

Figure\textsection{4} summarizes the various semantic domains and meta-variable naming conventions.

We define top : M[\text{Tasks}] \rightarrow M as the maximum level for which there is a pending task in the given buffer:

\[
\text{top}(\mu) \triangleq \max\{\ell \mid \ell \in \mu\},
\]

and we let \text{top}(g, n, a, b) \triangleq \text{top}(b(n)) be the maximum such level for the currently active buffer. Similarly, we define the level of a configuration as the level of the currently active buffer:

\[
\text{level}(g, n, a, b) \triangleq \text{level}(a(n)).
\]

The singleton pending-tasks map\textit{n} \rightarrow t maps \textit{n} to \{\textit{t}\}, and \textit{n'} \in N \text{"} \textit{n} to \emptyset, and the union \textit{b}_1 \cup \textit{b}_2 of pending-tasks maps is defined by the multiset union of each mapping: \(\text{b}_1(\textit{n}) \cup \text{b}_2(\textit{n})\) for \textit{n} \in N. Similarly, the active-task map \textit{a} : a(\textit{n} \rightarrow t) extends \textit{a} by setting the currently active task of buffer \textit{n} to \textit{t}: \text{a}'(\textit{n}) = \textit{t}, and \text{a}'(\textit{n'}) = \text{a}(\textit{n}) for all \textit{n'} \in N \text{"} \textit{n}.

For expressions without program variables, we assume the existence of an evaluation function \textit{eval} : \text{Exp} \rightarrow \texttt{val}(\texttt{Val}) such that \textit{eval}(\textit{e}) = \texttt{val}(\texttt{Val}) for all \textit{e} \in \text{Exprs}. For convenience, when \textit{e} = (g, n, a, b) and \textit{a}(\textit{n}) = \textit{f} \cdot \textit{t} = (\ell, s, m)\text{t}, we define

\[
\text{eval}(\textit{e}) = (g, f \cdot t) \triangleq (g, e(\ell)) \triangleq (g, f) \triangleq (g, e(\ell, f), \text{context})
\]

to evaluate the expression \textit{e} in a configuration \textit{c} (alternatively, in a global valuation \textit{g} and task \textit{f} \cdot \textit{t}) by substituting the current values for variables \textit{g} and \textit{f}. As these are the only program variables, the substituted expression \(\text{eval}(g, f, \ldots)\) has no free variables. For expressions \textit{e} over only the task-local variable \textit{l} we write \(\text{eval}(\ell, f) \triangleq (g, f, e(\ell))\).

Additionally we define

\[
\text{context}(g, f, \cdot) = (g, n, a, b) \quad \text{global assignment}
\]

\[
\text{context}(g, n, a, b) \rightarrow \text{context}(g, n, a, b, \ell) \quad \text{local assignment}
\]

\[
\text{context}(g, n, a, b, \ell) \rightarrow \text{context}(g, n, a, b, \ell, f, t) \quad \text{frame push/pop}
\]

where \(\ell = (\ell', s, m)\) updates the local valuation of frame \textit{f}, and \textit{f} is an arbitrary frame.

To reduce clutter and highlight the meaningful components of rules in the operational program semantics, we introduce a notion of context. A \textit{statement context} \textit{S} is a term derived from the grammar \textit{S} ::= \texttt{c} \mid \texttt{S} \mid \texttt{S}, where \textit{s} \in \text{Stmts}. We write \textit{S}[\textit{s}] for the statement obtained by substituting a statement \textit{s} for the unique occurrence of \texttt{c} in \textit{S}. A \textit{statement context} \textit{S} = (\ell, S, m) \textit{t} is a task whose top-most frame’s statement is \texttt{c} replaced with a statement context, and we write \textit{T}[\textit{S}] to denote the task \texttt{c}, \textit{S}[\textit{s}] \texttt{t} \texttt{m}. Finally, a \textit{configuration-statement context} \textit{C} = (g, n, a(\textit{n}) \rightarrow T) \texttt{b} is a configuration whose currently active task is replaced with a task-statement context, and we write \textit{C}[\textit{s}] to denote the configuration \textit{C}[\textit{s}]. Intuitively, a context filled with \textit{S}, e.g., \textit{C}[\textit{S}], indicates that \textit{S} is the next statement to execute in a given configuration, task, or statement sequence. We abbreviate \textit{C}[\textit{S}[\textit{skip}]], \textit{C}[\textit{S}[\textit{skip}]], and \textit{C}[\textit{S}[\textit{skip}]] by, resp., \textit{e}(\textit{S}), \textit{e}(\textit{S}), and \textit{e}(\textit{S}) for expressions \textit{e}. As an example, the \textbf{assume} rule of Figure\textsection{4} takes a configuration \textit{C}[\textit{assume} \textit{e}] = (g, n, a(\textit{n}) \rightarrow (\ell, \textit{assume} \textit{e}; s, m) \text{t}) \texttt{b} in which \texttt{true} \in \textit{e}(\textit{S}) = \textit{e}(\ell, \textit{assume} \textit{e}; s, m) \text{t}, \textit{b} as only the current statement is updated, the description \textit{C}[\textit{assume} \textit{e}] \rightarrow \textit{C}[\textit{S}[\textit{skip}]] completely and concisely describes the configuration change.

Figure\textsection{4} defines the transition relation \rightarrow of asynchronous programs as a set of operational steps on configurations. The transitions for the sequential statements are mostly standard. The \textbf{assume} rule restricts the set of valid executions: a step is only allowed when the predicated expression \textit{e} evaluates to \texttt{true}. (This statement—usually confined to intermediate languages—is crucial for our reductions between program models in the subsequent sections.)

More interesting are the transitions for the asynchronous constructs (i.e., \textbf{post}, \textbf{yield}, and \textbf{yield}). The \textbf{Post} rule creates a new frame to execute given procedure \textit{p} with argument \textit{e} at level \textit{m}′, and places the new frame in the pending-tasks of the currently active task-buffer \textit{n}. When a (single-frame) task \textit{f} completes its execution, the \textbf{Resume} rule discards \textit{f} to continue the execution of the task \textit{t} below \textit{f} on the procedure stack. The \textbf{Yield} rule allows a task to relinquish control to another pending task at the same level. The \textbf{Yield} rule simply updates the currently active task-buffer from \textit{n} to some \textit{n}' \in N. The \textbf{Dispatch} rule schedules a highest-level task \textit{t}_1 when the currently executing task \textit{t}_2 has a lower level.

An \textbf{execution} of a program \textit{P} (from \textit{c}_0 to \textit{c}_j) is a configuration sequence \textit{c}_0, \ldots, \textit{c}_j such that \textit{c}_i \rightarrow \textit{c}_{i+1} for \textit{i} < \textit{j}. A configuration \textit{c} = (g, n_0, a, b) of a program \textit{P} is \textit{g}_0-initial when \textit{g} = \textit{g}_0, \textit{n}_0 = 0, and for all \textit{n} \in N,

\[
a(\textit{n}) = \varepsilon \quad \text{and} \quad b(\textit{n}) = (\{\ell, s_{\text{init}(\textit{n})}\}, 0)
\]
The state-reachability problem is decidable for finite-programs, our sequential reduction applies equally well to programs in the decidable yet complex case with prioritized buffers. Note in the following sections we design an approximating algorithm for extremely high complexity—they are non-primitive recursive. Only known algorithms for checking reachability in Petri nets have data single-buffer programs without preemption.

Figure 4. The transition relation for the asynchronous programs; each rule, besides DISPATCH, is implicitly guarded by level(c) ≥ top(c), where c is the configuration on the left-hand side of the transition.

for some/any \( \ell \in \text{Vals} \). A configuration \( (g, n, a, b) \) is \( g_f \)-final when \( g = g_f \). A pair \( (g_0, g_f) \) is a reachability fact of \( P \) when there exists an execution of \( P \) from some \( c_0 \) to some \( c_f \) such that \( c_0 \) is \( g_0 \)-initial and \( c_f \) is \( g_f \)-final.

**Problem 1 (State-Reachability).** The state-reachability problem is to determine, given a pair \( (g_0, g_f) \) and a program \( P \), whether \( (g_0, g_f) \) is a reachability fact of \( P \).

Since preemption (i.e., arbitrary use of the yield statement) and multiple task-buffers can both be used to simulate arbitrary multi-threaded programs, the presence of either feature makes state-reachability undecidable.

**Theorem 1.** The state-reachability problem is undecidable for finite-data asynchronous programs with either preemptive tasks, or with multiple task-buffers.

For single-buffer programs without arbitrary preemption between tasks, Atig et al. [3] have shown decidability by reduction to reachability in a decidable class of Petri nets with inhibitor arcs.

**Theorem 2.** The state-reachability problem is decidable for finite-data single-buffer programs without preemption.

Though Atig et al. [3]’s reduction does show decidability, it does not lead to a practical program analysis algorithm since the only known algorithms for checking reachability in Petri nets have extremely high complexity—they are non-primitive recursive [3].

In the following sections we design an approximating algorithm for the general case, encompassing both cases of Theorem 1 and 2 by reduction to sequential program analysis. Though approximation is necessary in the undecidable case with preemption or multiple buffers, approximation also allows us practical analysis algorithms in the decidable yet complex case with prioritized buffers. Note that though these decidability results only apply to finite-data programs, our sequential reduction applies equally well to programs with infinite data, and does not approximate individual program states; e.g., given a program using unbounded integer variables, our translation encodes a subset of all possible concurrent behaviors, without abstracting in any given state the integer variable valuations.

### 3.3 Modeling Hardware Interrupts

Although our model only allows tasks to post other tasks to their own buffers, inter-buffer task-posting can be modeled using shared memory. For instance, consider modeling hardware interrupts in operating systems kernels like Windows and Linux. Each processor core has a fixed number of Boolean-valued interrupt lines which are non-primitive recursive. Only known algorithms for checking reachability in Petri nets have data single-buffer programs without preemption.

To model hardware interrupts we add an additional highest priority-level \( M \), and an array \( \text{var} \ \text{IRQ}[N] : \text{B} \) to the global program state—here we suppose each core corresponds to a task-buffer, and we handle only a single interrupt line per core; the generalization to multiple lines per core is straightforward. For each core \( n \in N \), we designate a fixed procedure \( \text{proc } \text{ih}(n)() \) to be the interrupt handler for the core. Raising an interrupt on core \( n \in N \) is as simple as setting \( \text{IRQ}[n] := \text{true} \). An interrupt is caught and processed on core \( n \) by inserting the following code before each global-variable access and post, yield, or yield statement

```
if IRQ[n] then
    IRQ[n] := false;
    post M ih(n)()
```

Posting to level \( M \) ensures that no matter which level the current task is running at, the interrupt handler will interrupt it.

### 3.4 Modeling Synchronization

As the execution of tasks across multiple task-buffers may interleave, in general programs need a way to ensure atomicity of data accesses. Implementing atomic locking instructions is not difficult because we have assumed tasks are only preempted by other buffer’s tasks at designated yield points, or by same-buffer tasks at designated yield points. A lock can thus be implemented by adding an additional global variable \( \text{var} \ \text{lock} : \text{B} \); acquiring the lock is achieved by the statement
while lock = true do 
    yield; // only for preemptive programs 
    zield; 
    lock := true
and releasing the lock is as simple as setting lock := false. Note that the exit from the while loop and the assignment lock := true are guaranteed to happen atomically, since there are no interfering yield or zield statements. Once the lock is held by one task, any other acquiring tasks must wait until it is released.

4. Reduction to Single-Buffer Programs

As a first step in our scheme to reduce the state-reachability problem of asynchronous programs to state-reachability in sequential programs, we translate multi-buffer programs to single-buffer programs, while preserving task priorities. As the state-reachability problem for single-buffer finite-data asynchronous programs with task priorities is decidable [3] for non-preemptive programs while our multi-buffer variation is not, our translation necessarily represents an approximation of the original problem. Though our translation encodes various inter-buffer interleavings, it cannot encode every inter-buffer interleaving. In order to control and refine the amount of considered interleavings, and thus the degree of approximation, our translation takes a bounding parameter K. Following the approach of the original multi-threaded sequentializations [17], for a given bounding parameter K, we explore only K-round round-robin executions in buffer-index order; i.e., in each round, tasks from buffer 0 execute until a (perhaps not the first) zield statement, at which point tasks from buffer 1 execute to some zield statement, and so on. At the zield statement where a task from buffer N − 1 gives up control, the second round begins, resuming the suspended task of buffer 0. Note that the bounding permits arbitrarily long executions within a buffer.

Example 1 (Restricted Inter-Buffer Interleaving). The following asynchronous program with two task buffers and a single priority demonstrates how K-round exploration restricts program behaviors.

```c
while lock = true do
    yield; // only for preemptive programs
    zield;
    lock := true
```

In the round-robin order, execution begins with main(0) of the first task-buffer, which sets the variable b to true, sets r to 1, and posts a single task p. Each p task blocks unless b is set to false, in which case b is set to true, r incremented, and p re-posted. When the zield statement is encountered, control may be transferred to the second task buffer, which begins in main(1) by posting q. Each instance of q sets b to false, and re-posts q.

In a single-round execution, i.e., K = 1, the only reachable value of r is 1. In order to increment r, a q task of the second buffer, which sets b to false, must be executed before p’s assume statement. In general, incrementing r K times requires K rounds of execution, each in which a q task from the second buffer proceeds a p task of the first. Since only one such alternation can happen per round, K rounds are required to make K alternations.

As in Lal and Reps [17]’s original multi-threaded sequentialization, our code translation ((P)K)M of Figure 5 stores a copy of the global valuation reached in each round. Initially, the global valuations for the second round and beyond are set non-deterministically. Then, for each task buffer n, we execute all tasks from n across all rounds before moving on to the next buffer and resetting the round to 0. At non-deterministically chosen zield statements, any task may cease accessing the nth global valuation copy and begin using the (i + 1)th copy; this simulates the progression of buffer n from round i to round (i + 1). After each buffer has completed executing all of its tasks, we can determine whether the initially guessed global valuations were valid by ensuring the initial valuation from each round i > 0 matches the valuation reached in round 2; this is a validity relation that is captured by a predicate S0M relating initial and final global valuations: a “sequentialized” execution of ((P)K)M from g0 to gf represents a valid K-round round-robin execution of the original program P only when S0M(g0, gf), in which case a mapping fM of (g0, gf) to a valid reachability pair fM(g0, gf) in P. Note that our simulation requires only a single task-buffer since we execute all tasks of each buffer to completion before moving on to the next. To ensure all tasks of each buffer complete before coming back to main’s loop, we shift all priority levels up by one.

Formally, our K-round multi-to-single buffer translation

\[ \Theta^K_M = \left\langle (\cdot)^K, S^K_M, f^K_M \right\rangle \]

is the code transformation (\( (P)^K_M \)) listed in Figure 5 along with a validity predicate S0M : Vals2 → B, indicating when an execution of \( (P)^K_M \) corresponds to a valid execution of P, and a function fM : Vals2 → Vals2, mapping reachability pairs of \( (P)^K_M \) to reachability pairs of P:

- \( S^K_M(g_0, g_f) \) \iff \( G[1..K-1](g_0) = G[0..K-2](g_f) \).
- \( f^K_M(g_0, g_f) \) \iff \( G[0](g_0), G[K-1](g_f) \).

Given this correspondence, we reduce state-reachability of K-round multi-buffer round-robin executions of P to state-reachability of \( (P)^K_M \); this reduction thus under-approximates P’s behavior.

Theorem 3 (Soundness). For all programs P, if \( (g_0, g_f) \) is a reachability fact of \( (P)^K_M \) and \( S^K_M (g_0, g_f) \) holds, then \( f_M(g_0, g_f) \) is a reachability fact of P.
Since every multi-buffer execution can be expressed in a finite number of rounds of a round-robin execution, our reduction completely captures all executions in the limit as $K$ approaches infinity.

**Theorem 4** (Completeness). For all reachability facts $\langle g_0, g_r \rangle$ of a program $P$ there exists $K \in \mathbb{N}$ and a reachability fact $\langle g'_0, g'_r \rangle$ of $(\langle P \rangle)^K$ such that $\langle g_0, g_r \rangle = f_M(g'_0, g'_r)$ and $S_M(g'_0, g'_r)$.

4.1 Translation Composition

Crucial to our staged-translation approach is the fact that a sequence of translations can be composed. The ordered composition of the translations $\Theta_1 = \langle (\cdot)), S_1, f_1 \rangle$ and $\Theta_2 = \langle (\cdot)), S_2, f_2 \rangle$ is defined by the translation $\Theta_2 \circ \Theta_1 = \langle (\cdot)), S, f \rangle$ such that

1. $(\cdot)) = (\cdot)) \circ (\cdot))$,
2. $S = S_2 \land (S_1 \circ f_2)$, and
3. $f = f_1 \circ f_2$.

When both $\Theta_1$ and $\Theta_2$ are sound and complete in the sense of Theorem 4, then $\Theta_2 \circ \Theta_1$ is also sound and complete.

5. Reduction to Sequential Programs

In the second step of our reduction scheme, we translate single-buffer asynchronous programs with task priorities to sequential programs. Though the state-reachability problem is decidable for finite-data single-buffer programs without preemption [3], allowing arbitrary inter-task preemption does make the state-reachability problem undecidable, due to unbridled interleaving between concurrently executing tasks of the same level; indeed recursive multi-threaded programs are easily encoded when use of the yield statement is unrestricted. Furthermore, even in the decidable case of non-preemptive programs, the complexity of state-reachability is very high: due to the arbitrary dispatch order of same-level tasks (and perhaps further complicated by interruptions from higher-level tasks), the problem is at least as hard as reachability in Petri nets [3]—a problem for which the only known algorithms are non-primitive recursive [6].

Thus, as in Section 4.1, our translation to sequential programs is again obliged (in the presence of preemption), or at least better off (even without preemption), to represent only an approximation of the original state-reachability problem. Our translation encodes only a subset of the possible task interleavings and dispatch orderings. As before, we introduce a bounding parameter $K$ with which to restrict the amount of interleavings expressed; with increasing values of $K$ we capture more and more interleaving and task dispatching orders, and in the limit encode all possible executions.

To simplify our translation, we again divide our work in half. In Section 5.1, we propose a translation to remove yields from a given program with task priorities. In Section 5.2, we then translate a yield-free single-buffer asynchronous program with task priorities to a sequential program. The first "yield-elimination" step is crucial to our translation; it deals with both task reorderings (where any of the pending tasks at the same level can be dispatched) and task preemption. Our second step then simulates only a fixed schedule of task dispatching, following the approach of delay-bounded scheduling [7]. To ensure our translation encodes all possible task dispatch schedules in the limit as the bounding parameter approaches infinity, we assume programs are reorderable, i.e., by requiring that the first statement of each task is while * do yield. (Note that this does not make a program preemptive; recall the definitions of Section 5.1)

5.1 Eliminating Preemption and Reordering

Again following the vectorization approach pioneered by Lal and Reps [17], we proceed by restricting the set of interleaved executions between tasks of any given level to those according to a round-robin schedule; for a given bounding parameter $K$, we will explore executions in which each task can be preempted by or reordered with other same-level tasks across $K$ rounds.

To accomplish this, our code translation $(\langle P \rangle)^K$ of Figure 4 stores a copy $G[k]$ of the global valuation reached in each round $k$, for just one level at a time, and each task stores a current-round counter $k$. Initially execution begins with a task at level 0 accessing the $0^{th}$ copy of the global valuation; the other copies of the global valuation are set non-deterministically. At any point upon encountering a yield statement, the currently executing task can increment his round counter to any value $k < K$, and begin accessing the $k^{th}$ copy of the global valuation. Such an increment propels the current task to round $k$, simulating a preemption by or reordering with other tasks from his level. When a task in round $k$ posts a same-level task, the posted task is constrained to execute in or after round $k$. The possibility of inter-level posts makes our reduction significantly more intricate than previous sequentializations [11,17].

Posts to higher-level tasks interrupt execution of the currently executing task. When such a post happens, we save the global-valuation vector for the current level (Line 3), and allocate a new global-valuation vector for the target level whose first element is initialized with the current global valuation reached by the posting task (Lines 4–7); the other values are again guessed non-deterministically. When control returns to the posting task, we must ensure the guessed global valuations at the beginning of each round of the target level have been reached by previous rounds (Line 10); when this is the case we have simulated some round-robin execution of the target level’s tasks. As long as these guesses can be validated, we restore the previously-saved global-valuation vector for the posting task’s level, update the current-round’s valuation with the final valuation reached in the posted task’s level, and continue executing the posting task (Lines 11–12).

Though posting a lower-priority-level task is handled almost identically to posting a same-level task, there is one important difference: the round of the posted task $t_2$ must not occur before the round of an interrupted task $t_1$ of the same priority level waiting below on the task stack; otherwise causality is broken, since $t_2$ would execute before $t_1$ in the simulated execution, though $t_2$’s existence may rely on $t_1$’s execution. To prevent such anomalies, we store in $R[m]$ the current round $k$ of each priority level $m$ below...
the currently executing task, and constrain tasks posted to level \( m \) to execute no sooner than round \( k \). To simplify our translation, we assume priority-level \( m \) tasks post only tasks of priority at most \( m + 1 \); posts to higher levels can be encoded by a chain of posts.

We define formally the \( K \)-round yield-eliminating translation

\[
\Theta^K = \{(\varepsilon) > K, \cdot, f^{K} \}
\]

as the code transformation \( (\varepsilon) > K \) listed in Figure 6 along with a validity predicate \( S^K \) and reachability-fact map \( f^K \):

- \( S^K(g_0, g_f) \equiv [G[1..K-1](g_0)] = G[0..K-2](g_f) \),
- \( f^K(g_0, g_f) \equiv \langle G[0](g_0), G[K-1](g_f) \rangle \).

Given this correspondence, we reduce state-reachability of \( K \)-round round-robin intra-level executions of \( P \) to state-reachability of \( (P)^K \); we thus under-approximate the behavior of \( P \) by restricting the set of interleavings/reorderings between same-level tasks.

Theorem 5 (Soundness). For all programs \( P \), if \( (g_0, g_f) \) is a reachability fact of \( (P)^K \) and \( S^K(g_0, g_f) \), then \( f^K(g_0, g_f) \) is a reachability fact of \( P \).

Since every execution with yields can be expressed by allocating some finite number of rounds to each execution sequence of same-level tasks, our reduction completely captures all executions in the limit as \( K \) approaches infinity.

Theorem 6 (Completeness). For all reachability facts \( (g_0, g_f) \) of a program \( P \) there exists \( K \in \mathbb{N} \) and a reachability fact \( (g_0, g_f') \) of \( (P)^K \) such that \( (g_0, g_f) = f^K(g_0, g_f') \) and \( S^K(g_0, g_f') \).

5.2 Sequentializing Asynchronous Programs with Priorities

By removing all \texttt{yield} statements in the previous step, our final translation need only give a translation for scheduler-dependent single-buffer asynchronous programs with priorities. Our reduction expresses all executions according to a particular total order on task-posting. Though not strictly important for the soundness nor completeness of our encoding, the determined task-dispatch order roughly corresponds to Emmi et al. [2]’s deterministic depth-first schedule, except here we are faced with the added complexity of multiple priority levels.

Example 2 (Restricted Intra-Buffer Reordering). The following reorderable single-buffer asynchronous program demonstrates how our \( K \)-bound exploration restricts program behaviors. Execution begins with \texttt{main}, which sets the variable \( b \) to \texttt{true}, sets \( r \) to 1, and posts a sequence of \( p \) tasks followed by a sequence of \( q \) tasks. Each \( p \) task blocks unless \( b \) is set to \texttt{false}, in which case \( b \) is set to \texttt{true} and \( r \) incremented. Each \( q \) task sets \( b \) to \texttt{false}.

```plaintext
var b: \mathbb{B}
var r: \mathbb{N}
proc p () while * do yield;
    assume b;
end proc
proc main () while * do yield;
b := true;
r := r + 1;
return
post 0 p ();
proc q () while * do yield;
    b := false;
return
post 0 q ();
```

When \( K = 1 \), we explore only executions according to a deterministic schedule of task dispatching; specifically, according to the depth-first scheduler [7]. For this program, that means all posted \( p \) tasks must run before any \( q \) task, in which case the only reachable value of \( r \) is 1. When \( K > 1 \), we introduce task reordering by allowing each task to advance among the \( K \) rounds at \texttt{yield} points.

In this way, \( K + 1 \) rounds suffices to capture \( K \) alterations from \( q \) to \( p \) tasks, allowing the value of \( r \) to be incremented \( K \) times.

In the case of a single priority level, our asynchronous-to-sequential code translation \( (\varepsilon) \), of Figure 7 is identical to the no-delay depth-first scheduling sequentialization [7]. Each \texttt{post} statement is roughly translated to a \texttt{call} statement. Since each posted task \( t \) must execute after the completion of the currently executing task, at the point where \( t \) is called, the current valuation of the global variable \( g \) does not generally correspond to \( t \)’s initial global valuation. The sequentialization thus introduces an auxiliary variable \( G \), which holds at any point the global valuation encountered by the next-to-be-posted task. Initially, \( G \)’s value is guessed, and later verified to be the value reached by the initial task. Each time a new task \( t \) is posted, \( G \) is updated with a guess of the value reached by \( t \) and \( t \) begins with the previous value stored in \( G \) (Lines 12–14), and when \( t \) completes, we verify that the guessed value indeed matches the value reached by \( t \) (Line 16). The simulated execution corresponds to a depth-first traversal of the tree of tasks connected by the task-posting relation, in which each task executes atomically, to completion.

The presence of multiple priority levels makes our translation significantly more intricate. First, instead of a single auxiliary variable \( G \) storing the next-to-be-posted task’s valuation, we must track that valuation \textit{per priority level}, due to the additional task ordering constraints. Second, when a call to a higher-level posted task returns, we must update the global valuation of the currently-executing task to that reached by the higher-priority tasks (Line 5), rather than restoring previous global valuation (as in Line 10), as this captures interruption. Third, calls to lower-level \( m_1 \) tasks \( t_1 \) must not overwrite the values stored in \( G \) for levels between \( m_2 \) and the current level \( m_3 > m_1 \), e.g., by posting additional tasks \( t_2 \) to level \( m_2 \) between \( m_1 \) and \( m_3 \). Doing so would simulate executions in which \( t_2 \) executes before other same-level tasks \( t_3 \) not yet posted by level \( m_3 \); this would be a breach in causality, since \( t_3 \) must in reality execute before \( t_2 \), and thus before \( t_2 \). Our translation prevents such inconsistent behavior by saving the \( G \) values for levels between \( m_1 \) and \( m_3 \) (Line 10), and restoring them upon return from calls corresponding to lower-level posts (Line 17). Finally, since even the
value encountered by the first-posted task is originally guessed, a simulated execution can only be considered valid when the main task completes and can validate the initial guess; we add the additional variable done to indicate whether the main task has completed. To simplify our translation, we assume priority-level m tasks post only tasks of priority at most m + 1; posts to higher levels can be encoded by a chain of posts.

Formally, our prioritized asynchronous to sequential translation

\[
\Theta_P = \langle (\langle p \rangle_p, S_P, f_P) \rangle
\]

is the code transformation \( \langle \cdot \rangle_p \) listed in Figure 7 along with the validity predicate \( S_P \) and reachability-fact map \( f_P \) defined as

- \( S_P(g_0, g_f) \) is true \( \land G[0](g_0) = g(g_f) \), and
- \( f_P(g_0, g_f) \) is \( g(g_0), G[0](g_f) \).

Given this correspondence, we reduce state-reachability of a single-buffer scheduler-dependent asynchronous program with priorities \( P \) to state-reachability of the sequential program \( \langle (P) \rangle_p \).

**Theorem 7** (Soundness). For all programs \( P \), if \( (g_0, g_f) \) is a reachability fact of \( \langle (P) \rangle_p \) and \( S_P(g_0, g_f) \), then \( f_P(g_0, g_f) \) is a reachability fact of \( P \).

Note that we cannot state a completeness result for this final translation step, since the translation only encodes a deterministic schedule of task dispatching. However, when combined with the previous \( K \)-bounded yield-eliminating translation, and the assumption that the original program is reordable, we do obtain completeness in the limit as \( K \) approaches infinity.

**Theorem 8** (Completeness). For all reachability facts \( (g_0, g_f) \) of a reordable single-buffer asynchronous program \( P \) there exists \( K \in \mathbb{N} \) and a reachability fact \( (g_0', g_f') \) of \( \langle (P)_K \rangle_p \) and \( (g_0', g_f') \) such that \( (g_0, g_f) = f_P(g_0, g_f), (g_0, g_f) = f_K(g_0', g_f'), S_P(g_0, g_f'), \) and \( S_K(g_0', g_f') \).

Finally, by choosing \( K_1, K_2 \in \mathbb{N} \), composing our translations

\[
\Theta_{K_1} \circ \Theta_{K_2} \circ \Theta_P
\]

and gathering the results of Theorems 3-8 we have a sound algorithm for state-reachability of asynchronous programs with multiple prioritized task-buffers and arbitrary preemption, which is complete in the limit as both \( K_1 \) and \( K_2 \) approach infinity.

### 6. Implementation and Experience

We have implemented our sequentialization technique in a tool called ASYNCHECKER. It takes a concurrent program with assertions as input, written in the C programming language extended with the post primitive for spawning threads. This primitive allows us to easily model concurrency provided by, for example, the pthread library, or the Win32 API. The user is also given control on where to insert yields and yields; the default choice being that they are inserted before every access to a shared variable. ASYNCHECKER also takes two integers as input, which denote the yield budget (i.e., the bound used in Section 4) and the yield budget (i.e., the bound used in Section 5). It uses these budgets to sequentialize the program and then look for assertion violations within those budgets. When it finds an assertion violation, it displays the interleaved error trace.

ASYNCHECKER has the unique capability of targeting one kind of bugs over another by changing the budgets: a high yield bound targets bugs that require inter-buffer interleavings, and a high yield bound targets bugs that require inter-task reorderings or preemptions. ASYNCHECKER uses CORRAL [15], an SMT-based model checker, as the sequential verifier. Appendix B details how we deal with assertions and error-trace generation in our sequentializations. We now give evidence that even though ASYNCHECKER uses an elaborate sequentialization, it is still a practical tool capable of finding real bugs using three different experiments.

### First Experiment

Our first experiment is to compare ASYNCHECKER against other more mature tools on finding bugs in multi-threaded programs (with a single task-buffer and no priorities). This is to show: (1) Although ASYNCHECKER is a prototype implementation, it already competes well with existing tools on real programs; (2) one does not pay the cost of using multiple task-buffers or priorities unless the program uses these features. We compare ASYNCHECKER against POIROT [23], which is also based on a sequentialization technique [16][17] that requires a thread round-robin bound, similar in spirit to ASYNCHECKER’s yield budget. POIROT also uses CORRAL as the underlying sequential checker.

For benchmarks, we used POIROT’s regression suite that consists of real device drivers. Some drivers have seeded bugs. The sizes of the drivers ranged from 500 to 700 lines of source code, with three threads that execute different routines exposed by the driver. The results are shown in Fig. 8. We ran ASYNCHECKER with a yield budget of 1 and a yield budget equal to the round-bound used by POIROT. In each case, the outcome of POIROT and ASYNCHECKER (buggy or correct) was the same. ASYNCHECKER performed reasonably well in comparison to POIROT.

For benchmarks with multiple task-buffers or prioritized tasks, there is no tool (other than ASYNCHECKER) for analyzing them, to the best of our knowledge. However, there is still an alternative to using ASYNCHECKER: one can encode the task-buffers and priority levels using shared memory and synchronization and then use POIROT on the resulting multithreaded program. We also implemented this approach (let call it SYNCE). It introduces shared state that counts the number of tasks in each buffer and at each priority level. Next, it inserts assume statements to prevent a task from running if the buffer size at a higher priority level is non-empty.

### Second Experiment

Consider the single-buffer program shown in Fig. 9. (We assume that there are implicit yields and yields between every two instructions.) The program has a single assertion in bar that checks the value of x against a parameter N. For any positive value of N, there is an execution that violates the assertion. Moreover, that execution necessarily has to alternate between priorities 0 and 1 for a total of N times. We ran both ASYNCHECKER and SYNCE on this program with different values of N. In each case, we report the time taken by the tools to find the assertion violation under the best possible budget values.

The table in Fig. 9 shows the poor scalability of SYNCE. The reason is that ASYNCHECKER can find the bug using a yield budget of 1, but POIROT (running underneath SYNCE) requires a context-switch bound proportional to N because of SYNCE’s encoding of priorities. The increase in this bound causes exponential slowdown.

[8] Appendix C outlines this approach in detail using a code-to-code transformation.
Third Experiment. Inspired by typical hardware-software interaction when the hardware finishes reading data, it raises an interrupt line (a shared variable). When tasks in the software buffer see that the yields and yIELDS between every two instructions, except in \texttt{DEVICE\_LEVEL} (and immediately interrupt themselves). Two read interrupt line has been raised, they post the interrupt handler (ISR) at software buffer signals the hardware to read data from a device.

Two read interrupt line has been raised, they post the interrupt handler (ISR) at software buffer signals the hardware to read data from a device.

\begin{verbatim}
var x: N
var cont: B
proc main()
x := 0; cont := true;
call foo();
proc bar()
var t := x
x := t + 1
assert (x != N)
if (\& cont \& \& )
    cont := false
if (\& cont \& 
    post 1 bar()
    cont := true
    post 0 foo();
\end{verbatim}

\begin{table}[h]
\centering
\begin{tabular}{|c|c|c|c|c|}
\hline
N & 1 & 2 & 3 & 4 \\
\hline
SYNC & 1.5 & 2.1 & 13.6 & 384.2 \\
ASYNCHECKER & 1.2 & 1.2 & 1.25 & 1.34 \\
\hline
\end{tabular}
\caption{A single-buffer example and the running times (in seconds) of SYNC and ASYNCHECKER.}
\end{table}

\begin{verbatim}
var x := 0
proc main1()
    var i := 0;
while (\& x < N)
    assume (x = 2*i)
    i := i + 1
    post 1 bar()
    proc j := j + 1
    assume (x != 2*j)
    var t := x; x := t + 1;
\end{verbatim}

\begin{table}[h]
\centering
\begin{tabular}{|c|c|c|c|c|}
\hline
N & 1 & 2 & 3 & 4 \\
\hline
SYNC & 1.6 & 5.1 & 168.9 & > 500 \\
ASYNCHECKER & 1.1 & 1.7 & 7.23 & 256.6 \\
\hline
\end{tabular}
\caption{A multi-buffer example and the running times (in seconds) of SYNC and ASYNCHECKER.}
\end{table}

The next example, shown in Fig. \ref{fig:multi_buffer_example} has two task buffers with initial tasks \texttt{main1} and \texttt{main2}, respectively. Again, there are implicit yields and yIELDS between every two instructions, except in \texttt{bar} that is supposed to execute yield free. This program requires switching between buffers each time the shared variable is incremented. Note that intra-buffer yielding is not necessary for this example—an observation that \texttt{ASYNCHECKER} can exploit by setting the yield budget to 1 and only increasing the yield budget to find the bug. The results show that even though \texttt{ASYNCHECKER} has an exponential dependence on the yield budget, it scales much better than \texttt{SYNCE}.

This experiment shows that an encoding of priorities and multiple buffers using shared memory may not fit well with the analyses that follows. This motivates our first-class treatment of such features in \texttt{ASYNCHECKER}.

\section{7. Related Work}
Our model of asynchronous programs with prioritized task-buffers is inspired by and extends the classical single-buffer asynchronous programming model \cite{6,7,26}, and that with task-priorities considered once before \cite{3}. Though Atig et al. \cite{3} showed decidability of state-reachability in the asynchronous programming model with priorities, their decision procedure relies on reachability in Petri nets, for which the only known algorithms are extremely complex—they are non-primitive recursive. We build on this body of work by (1) adding multiple task-buffers, (2) demonstrating real-world examples which rely on task priorities and/or multiple task-buffers, and (3) giving a relatively practical parameterized under-approximating algorithm for state reachability, which incrementally explore more and more program behaviors as the parameter value increases, by reduction to state-reachability in sequential programs.

Our work closely follows the line of research on compositional reductions from concurrent to sequential programs. The initial so-called “sequentialization” \cite{1} explored multi-threaded programs up to one context-switch between threads, and was later expanded to handle a parameterized amount of context-switches between a statically-determined set of threads executing in round-robin order \cite{7}. La Torre et al. \cite{13} later provided an alternate encoding better suited toward model-checking the resulting sequential program, and eventually extended the approach to handle programs parameterized by an unbounded number of statically-determined threads \cite{14}. Shortly after, Emmi et al. \cite{7} further extended these results to handle an unbounded amount of dynamically-created tasks, which besides applying to multi-threaded programs, naturally handles asynchronous event-driven programs \cite{9,11}. Bouajjani et al. \cite{4} pushed these results even further to a sequentialization which attempts to explore as many behaviors as possible within a given analysis budget. Though the latter two of these sequentializations are applicable to asynchronous programs dynamically creating an unbounded number of tasks, they do not account for task priorities, nor multiple task buffers. Though Kidd et al. \cite{12} have demonstrated a priority-aware sequentialization, their reduction assumes a fixed number of statically-determined tasks, and does not account for multiple task buffers.

\section{8. Conclusion}
We have introduced a formal model of asynchronous programs with multiple prioritized task-buffers, which closely captures the concurrency present in many real-world asynchronous systems. Though program analysis for our model is complex, we propose an incremental approximate analysis algorithm by reduction to sequential program analysis. The parameters $K_1, K_2 \in \mathbb{N}$ to our sequential reduction restrict, resp., the amount of inter-buffer interleaving and intra-buffer task orderings explored; in the limit as $K_1$ and $K_2$ approach infinity, our reduction explores all program behaviors. We demonstrate that this reduction is relatively easy to implement, and by using off-the-shelf sequential analysis tools is able to discover concurrency errors, without reporting spurious with other instances of the ISR task. We seeded a bug in this program where some read request gets dropped without being processed by the driver.

This example is to show why one needs our model. (1) Inter-buffer interleaving is necessary to model the hardware-software interaction (namely, the interrupt mechanism), and (2) priorities are necessary as well: \texttt{POIROT}, which does not understand priorities, gets distracted and reports a data race in the ISR, which is incorrect. \texttt{ASYNCHECKER}, on the other hand, takes 440 seconds to find the seeded bug (and is incapable of reporting the erroneous data race reported by \texttt{POIROT}). \texttt{SYNC} takes too long to finish.
errors due to modeling imprecision, in asynchronous device driver code in the Windows kernel.

References


A. Syntactic Sugar

The following syntactic extensions are reducible to the original program syntax of Section 3. Here we freely assume the existence of various type- and expression-constructors. This does not present a problem since our program semantics does not restrict the language of types nor expressions.

Multiple types. Multiple type labels $T_1, \ldots, T_j$ can be encoded by systematically replacing each $T_i$ with the sum-type $T = \sum_{i=1}^j T_i$. This allows local and global variables with distinct types.

Multiple variables. Additional variables $x_1 : T_1, \ldots, x_j : T_j$ can be encoded with a single record-type variable $x : T$, where $T$ is the record type

\[
\{ f_1 : T_1, \ldots, f_j : T_j \}
\]

and all occurrences of $x_i$ are replaced by $x.f_i$. When combined with the extension allowing multiple types, this allows each procedure to declare any number and type of local variable parameters, distinct from the number and type of global variables.

Local variable declarations. Additional (non-parameter) local variable declarations $\texttt{var} \ T \ x \ : \ e$ to a procedure $p$ can be encoded by adding $\texttt{let} \ x := e \texttt{in}$ to the list of parameters, and systematically adding an initialization expression (e.g., the choice expression $\texttt{true} \ . \ \texttt{false}$) to the corresponding position in the list of arguments at each call site of $p$ to ensure that $x$ begins correctly (un)initialized.

Unused values. Call assignments $\texttt{call} \ x := e \texttt{in}$ can be encoded by declaring $\texttt{x}$ as a local variable $\texttt{var} \ x : T$ immediately followed by an assignment $x := e$. This construct is used to explicate that the value of $x$ remains constant once initialized. The binding $\texttt{let} \ x : T \texttt{in}$ is encoded by the binding $\texttt{let} \ x : * \texttt{in}$ where $*$ is the choice expression.
Tuples. Assignments \((x_1, \ldots, x_r) := e\) to a tuple of variables \(x_1 \ldots x_r\) are encoded by the sequence

\[
\text{let } r: \{f_1: T_1, \ldots, f_j: T_j\} = e \text{ in} \\
\quad x_1 := r.f_1; \ldots; x_r := r.f_j
\]

where \(r\) is a fresh variable. A tuple expression \((x_1, \ldots, x_r)\) occurring in a statement \(s\) is encoded as

\[
\text{let } r: \{f_1: T_1, \ldots, f_j: T_j\} = \{f_1 = x_1, \ldots, f_j = x_j\} \text{ in} \\
\quad s[r/(x_1, \ldots, x_r)]
\]

where \(r\) is a fresh variable, and \(s[e_1/e_2]\) replaces all occurrences of \(e_2\) in \(s\) with \(e_1\). When a tuple-element \(x_i\) on the left-hand side of an assignment is unneeded (e.g., from the return value of a \(\text{call}\)), we may replace the occurrence of \(x_i\) with the \(\_\) variable—see the “unused values” desugaring.

Arrays. Finite arrays with \(j\) elements of type \(T\) can be encoded as records of type \(\{f_1: T_1, \ldots, f_j: T_j\}\), where \(f_1 \ldots f_j\) are fresh names. Occurrences of terms \(a[i]\) are replaced by \(a.f_i\), and array-expressions \([e_1, \ldots, e_j]\) are replaced by record-expressions \(\{f_1 = e_1, \ldots, f_j = e_j\}\).

B. Asserts and Error Traces

Assertions. The program transformations presented in this paper preserve reachability facts, which talk about starting and end state of a program execution. In order to check for assertions in the program, we first map them to reachability facts as follows: when an asserted condition is violated, the program is instrumented to raise a flag and throw an exception. The exception has the effect of aborting the current as well as all pending tasks. If we see that the exception flag has been raised in the end state of an execution, then we know that an assertion must have been violated in that execution. Thus, our implementation asserts that the exception flag is not set in the sequential program produced by our technique.

Error Traces. When the sequential verifier finds a bug in the sequential program produced by our technique, we still need to map the bug back to an execution of the original concurrent program. We follow a general approach to solve this problem, which is easily adaptable to other sequentializations as well. First, we introduce a primitive in our model called \(\text{print}\) that takes a single variable as argument. We assume that when the sequential verifier finds an error trace in the sequential program, and it passes through some \(\text{print}\) statements, then it prints the values of their arguments in the order they appear on the trace.

Next, we introduce an extra integer variable called \(\text{traceCnt}\) in the original program that is initialized to 0. Finally, at the beginning of each task and after every \(\text{yield}, \text{yield}\) and \(\text{post}\) statement, we insert the code “\(\text{loc} := \text{traceCnt}; \text{print}(:,:,\text{loc}); \text{traceCnt}++\)”.

C. Encoding buffers and priorities using shared memory

This section describes one approach for encoding a multi-buffer and multi-priority program as a single-buffer and single-priority program using shared-memory and synchronization. The encoding is a code-to-code translation, shown in Figure[11]. The translation assumes that at any point in the program’s execution, the following is known about the currently executing task: \(\text{curr_level}\) is its priority level; \(\text{curr_buff}\) is the buffer it came from, \(\text{curr_tid}\) is its task identifier. (We assume that each task is associated with a unique task identifier, which is distinct from 0.)

The translation introduces three extra shared variables with the following intention: \(\text{BufferSize}[b][l]\) records the number of pending tasks in buffer number \(b\) at priority level \(l\); \(\text{Interrupted}[b][l]\) records the identifier of the task of level \(l\) and buffer \(b\) that last got interrupted by a higher priority task (if any); \(\text{Switched}[b]\) records the identifier of the task of buffer \(b\) that last got preempted by another buffer (if any). The \text{assume}\ statements introduced by the translation are the ones that rule out infeasible executions. The other assignments do the appropriate book-keeping for the extra variables introduced.
### Additional declarations

\[
\text{var BufferSize: } \mathbb{N} \times \mathbb{N} \rightarrow \mathbb{N} \\
\text{var Interrupted: } \mathbb{N} \times \mathbb{N} \rightarrow \mathbb{N} \\
\text{var Switched: } \mathbb{N} \rightarrow \mathbb{N}
\]

### Additional initialization

\[
\text{forall } b, l. \text{BufferSize}[b][l] := 0 \\
\text{forall } b, l. \text{Interrupted}[b][l] := 0 \\
\text{forall } b. \text{Switched}[b] := 0
\]

<table>
<thead>
<tr>
<th>Statement/Expr</th>
<th>Translation</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>yield</strong></td>
<td>yield; \text{assume (forall } l &gt; \text{curr_level. BufferSize[curr_buff][l] == 0); assume (Interrupted[curr_buff][curr_level] == 0); assume (Switched[curr_buff] == 0);**}</td>
</tr>
<tr>
<td><strong>yield</strong></td>
<td>\text{Switched[curr_buff] := curr_tid; yield; Switched[curr_buff] := 0;}</td>
</tr>
<tr>
<td><strong>return from a task</strong></td>
<td>BufferSize[curr_buff][curr_level] --; return;</td>
</tr>
</tbody>
</table>

### Statement/Expr Translation

\[
\text{if } m > \text{curr_level then} \\
\text{BufferSize[curr_buff][m]++; } \\
\text{Interrupted[curr_buff][curr_level] := curr_tid; } \\
\text{post } p e \\
\text{yield; } \\
\text{assume (forall } l > \text{curr_level. BufferSize[curr_buff][l] == 0); } \\
\text{Interrupted[curr_buff][curr_level] := 0; } \\
\text{else} \\
\text{BufferSize[curr_buff][m] ++; } \\
\text{post } p e
\]

**Figure 11.** Semantics-preserving encoding of multi-buffer and multi-priority programs to ones with a single buffer and a single priority.